View H838024_567994.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

The revision list can be viewed directly by clicking the title page. The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.
8
H8/38024, H8/38024S, H8/38024F-ZTAT Group
Hardware Manual Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series
Rev.4.00 2003.5.26
Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series
H8/38024, H8/38024S, H8/38024F-ZTAT Group Hardware Manual
REJ09B0042-0400O
Cautions
Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party. 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.
Rev. 4.00, 05/03, page iv of xl
Preface
The H8/38024 Group is a single-chip microcomputer built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip. The H8/38024 Group incorporates peripheral functions including ROM, RAM, timer, serial communications interface (SCI), 10-bit PWM, A/D converter, LCD controller/driver, and I/O ports. It is a microcomputer allowing the implementation of a sophisticated control system. Versions are available with types of internal ROM: flash memory (F-ZTATTM*1) and PROM (ZTATTM*2). This makes it possible to design application products with a great deal of specification fluidity, and allows for rapid and flexible response to contingencies arising between the initial stages of production and full-scale production. Notes: *1 F-ZTATTM is a trademark of Renesas Technology Corp. *2 ZTATTM is a trademark of Renesas Technology Corp. Target Readers: This manual is designed for use by people who design application systems using the H8/38024 Group, H8/38024S Group, and H8/38024F-ZTAT.
To use this manual, basic knowledge of electric circuits, logic circuits and microcomputers is required. Purpose: This manual provides the information of the hardware functions and electrical characteristics of the H8/38024 Group, H8/38024S Group, and H8/38024F-ZTAT. The H8/300L Series Programming Manual contains detailed information of executable instructions. Please read the Programming Manual together with this manual. How to Use the Book:
* To understand general functions Read the manual from the beginning. The manual explains the CPU, system control functions, peripheral functions and electrical characteristics in that order. * To understanding CPU functions Refer to the separate H8/300L Series Programming Manual.
Explanatory Note: Bit sequence: upper bit at left, and lower bit at right
List of Related Documents: The latest documents are available on our Web site. Please make sure that you have the latest version. (http://www.renesas.com/)
Rev. 4.00, 05/03, page v of xl
* User manual for H8/38024 Group
Name of Document H8/38024 Group, H8/38024S Group, H8/38024F-ZTATTM Hardware Manual H8/300L Series Programming Manual Document No. This manual ADE-602-040
* User manual for development tools
Name of Document H8S, H8/300 Series, C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual Hitachi Debugging Interface User's Manual High-performance Embedded Workshop Document No. ADE-702-247 ADE-702-161A ADE-702-201A
* Application note
Name of Document H8/300 Series, H8/300L Series software Document No. ADE-502-052
Notes: The following limitations apply to H8/38024 programming and debugging when the onchip emulator (E10T) is used. 1. Pin 95 is not available because it is used exclusively by the E10T. 2. Pins 33, 34, and 35 are unavailable for use. In order to use these pins additional hardware must be mounted on the user board. 3. The address range H'7000 to H'7FFF is used by the E10T and is unavailable to the user. 4. The address range H'F780 to H'FB7F must not be accessed under any circumstances. 5. When the E10T is being used, pin 95 is I/O, pins 33 and 34 are input, and pin 35 is output.
Rev. 4.00, 05/03, page vi of xl
List of Items Revised or Added for This Version
Item All Page -- Revisions (See Manual for Details) H8/38024S Group added HD64338024S, HD64338023S, HD64338022S, HD64338021S, HD64338020S, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, HCD64338020S HD64F38024R and HCD64F38024R added 1.1 Overview Table 1.1 Features 1 to 3 Description added 3rd line changed as follows Within the H8/300L Series, the H8/38024 Group and H8/38024S Group comprise ... 6th to 11th lines changed as follows Together, these functions make the H8/38024 Group and H8/38024S Group ideally suited for embedded applications in systems requiring low power consumption and LCD display. Models in the H8/38024 Group and H8/38024S Group are the H8/38024 and H8/38024S, with on-chip 32-kbyte ROM and 1-kbyte RAM, the H8/38023 and H8/38023S, with on-chip 24-kbyte ROM and 1-kbyte RAM, the H8/38022 and H8/38022S, with on-chip 16-kbyte ROM and 1-kbyte RAM, the H8/38021 and H8/38021S, with 12-kbyte ROM and 512 byte RAM, and the H8/38020 and H8/38020S, with 8-kbyte ROM... 15th line changed as follows Table 1.1 summarizes the features of the H8/38024 Group and H8/38024S Group.
CPU * Operating speed -- Max. operating speed: 8 MHz (5 MHz for HD64F38024 and H8/38024S Group) Clock pulse generators Two on-chip clock pulse generators * System clock pulse generator: 1.0 to 16 MHz (1.0 to 10 MHz for HD64F38024, HD64F38024R, and H8/38024S Group) * Subclock pulse generator: 32.768 kHz, 38.4 kHz Memory Large on-chip memory * H8/38024 and H8/38024S: 32-kbyte ROM, 1-kbyte RAM * H8/38023 and H8/38023S: 24-kbyte ROM, 1-kbyte RAM * H8/38022 and H8/38022S: 16-kbyte ROM, 1-kbyte RAM * H8/38021 and H8/38021S: 12-kbyte ROM, 512 byte RAM * H8/38020 and H8/38020S: 8-kbyte ROM, 512 byte RAM
Rev. 4.00, 05/03, page vii of xl
Item 1.1 Overview Table 1.1 Features
Page 5
Revisions (See Manual for Details) Product lineup amended
Item Product lineup Specification Product Code Mask ROM Version HD64338024 ZTAT Version HD64738024 F-ZTAT Version HD64F38024R HD64F38024 Package ROM/RAM Size (Byte)
FP-80A 32 k/1 k FP-80B TFP-80C (HD64F38024R and HD64F38024 only) TLP-85V (under development) (HD64F38024R only) Die (mask ROM/FZTAT version only) FP-80A FP-80B TFP-80C Die FP-80A FP-80B TFP-80C Die FP-80A FP-80B TFP-80C Die FP-80B TFP-80C Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die 24 k/1 k
HD64338023
--
--
HD64338022
--
--
16 k/1 k
HD64338021
--
--
12 k/512
HD64338020
--
--
8 k/512
HD64338024S
--
--
32 k/1 k
HD64338023S
--
--
24 k/1 k
HD64338022S
--
--
16 k/1 k
HD64338021S
--
--
12 k/512
HD64338020S
--
--
8 k/512
Refer to appendix E for information on product model numbers.
Rev. 4.00, 05/03, page viii of xl
Item 1.2 Internal Block Diagram Figure 1.1 Block Diagram
Page 6
Revisions (See Manual for Details) Description added Figure 1.1 shows a block diagram of H8/38024 Group and H8/38024S Group. Figure amended
Large-current (25 mA/pin) high-voltage open-drain pin (7 V) Large-current (10 mA/pin) (H8/38024S Group only) Large-current (10 mA/pin) high-voltage open-drain pin (7 V) Large-current (10 mA/pin) (H8/38024S Group only) High-voltage (7 V) input pin (Except for H8/38024S Group)
Note added If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user. 1.3.1 Pin Arrangement 7 Description amended The H8/38024 Group and H8/38024S Group pin arrangements are shown in figures 1.2, 1.3, and 1.4. The bonding pad location diagram of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 is shown in figure 1.5. The bonding pad coordinates of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 are given in table 1.2. The bonding pad location diagram of the HCD64F38024, HCD64F38024R is shown in figure 1.6. The bonding pad coordinates of the HCD64F38024 are given in table 1.3. The bonding pad location diagram of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure 1.7. The bonding pad coordinates of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are given in table 1.4. Figure 1.2 Pin Arrangement (FP-80A, TFP-80C: Top View) Figure 1.3 Pin Arrangement (FP-80B: Top View) Figure 1.4 Pin Arrangement (TLP-85V) [Under Development] Figure 1.6 Bonding Pad Location Diagram of HCD64F38024, HCD64F38024R (Top View) Table 1.3 Bonding Pad Coordinates of HCD64F38024, HCD64F38024R 8 Note added If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user. Note added If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user. 9 Figure added
12
Figure title amended Bonding Pad Location Diagram of HCD64F38024, HCD64F38024R (Top View)
13
Table title amended Bonding Pad Coordinates of HCD64F38024, HCD64F38024R
Rev. 4.00, 05/03, page ix of xl
Item 1.3.1 Pin Arrangement Figure 1.7 Bonding Pad Location Diagram of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S (Top View) Table 1.4 Bonding Pad Coordinates of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S 1.3.2 Pin Functions Table 1.5 Pin Functions
Page 14, 15
Revisions (See Manual for Details) Figure 1.7 and table 1.4 newly added
16
Table amended
Pin No. Type Power source pins Symbol VCC FP-80A Pad Pad Pad 4 1 2 3 TFP-80C FP-80B TLP-85V* No.* No.* No.* I/O 52 54 E8 53 54 52 Input Name and Functions Power supply: All VCC pins should be connected to the system power supply. Ground: All VSS pins should be connected to the system power supply (0 V). Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply. Analog ground: This is the A/D converter ground pin. It should be connected to the system power supply (0V). LCD power supply: These are the power supply pins for the LCD controller/driver. These pins connect to a crystal or ceramic oscillator, or can be used to input an external clock. See section 4, Clock Pulse Generators, for a typical connection diagram. These pins connect to a 32.768-kHz or 38.4-kHz crystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram.
VSS
8 (= AVSS) 53 1
10 D8 (= AVSS) E1 (= AVSS) 55 3 B1
9 54
10 55
8 53
Input
AVCC
1
2
1
Input
AVSS
8 (= VSS)
10 (= VSS)
E1 (= VSS)
8
9
8
Input
V1 V2 V3 Clock pins OSC1 OSC2
51 50 49 10 9
53 52 51 12 11
F9 E9 F8 F2 E3
52 51 50 11 10
53 52 51 12 11
51 50 49 10 9
Input
Input Output
X1 X2
6 7
8 9
D3 D2
6 7
7 8
6 7
Input Output
Rev. 4.00, 05/03, page x of xl
Item 1.3.2 Pin Functions Table 1.5 Pin Functions
Page 17
Revisions (See Manual for Details)
Pin No. Type System control Symbol FP-80A Pad Pad Pad 4 1 2 3 TFP-80C FP-80B TLP-85V* No.* No.* No.* I/O 12 14 F3 13 14 12 Input Name and Functions Reset: When this pin is driven low, the chip is reset Test pin: This pin is reserved and cannot be used. It should be connected to VSS. IRQ interrupt request 0, 1, 3, and 4: These are input pins for edgesensitive external interrupts, with a selection of rising or falling edge Asynchronous event counter event signal: This is an interrupt input pin for enabling asynchronous event input. Wakeup interrupt request 7 to 0: These are input pins for rising or falling-edge-sensitive external interrupts. Asynchronous event counter event input: This is an event input pin for input to the asynchronous event counter. Timer C event input: This is an event input pin for input to the timer C counter. Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a down-counter when this pin is high, and as an upcounter when low. Timer F event input: This is an event input pin for input to the timer F counter.
RES
TEST
11
13
E2
12
13
11
Input
Interrupt pins
IRQ0 IRQ1 IRQ3 IRQ4
72 76 5 3
74 78 7 5
C5 B3 D1 B2
73 77 5 3
74 78 6 4
72 76 5 3
Input
IRQAEC 60
62
C10
61
62
60
Input
WKP7 to WKP0
20 to 13
22 to 15 H1, J1, H3, G1, H2, G2, F2, G3 70 69 A6 B7
21 to 14
22 to 15
20 to 13
Input
Timer pins
AEVL AEVH
68 67
69 68
70 69
68 67
Input
TMIC
76
78
B3
77
78
76
Input
UD
61
63
A9
62
63
61
Input
TMIF
5
7
D1
5
6
5
Input
Rev. 4.00, 05/03, page xi of xl
Item 1.3.2 Pin Functions Table 1.5 Pin Functions
Page 18
Revisions (See Manual for Details)
Pin No. Type Timer pins Symbol TMOFL FP-80A Pad Pad Pad 4 1 2 3 TFP-80C FP-80B TLP-85V* No.* No.* No.* I/O 62 64 A8 63 64 62 Name and Functions
Output Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function. Output Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function. Input Timer G capture input: This is an input pin for timer G input capture.
TMOFH
63
65
B9
64
65
63
TMIG
2
4
C1
2
3
2
10-bit PWM1 PWM pin PWM2
54 55
56 57
E10 D9
55 56
56 57
54 55
Output 10-bit PWM output: These are output pins for waveforms generated by the channel 1 and 2 10-bit PWMs. I/O Port 1: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1). Port 3: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 3 (PCR3). If the on-chip emulator is used, pins 33, 34, and 35 are reserved for the emulator and not available to the user.
I/O ports
P17 P16 P14 P13 P37 to P30
5 4 3 2 68 to 61
7 6 5 4
D1 C2 B2 C1
5 4 3 2 69 to 62
6 5 4 3 70 to 63
5 4 3 2 68 to 61
70 to 63 A6, B7 C7, A7 B8, B9 A8, A9
I/O
P43 P42 to P40
72 71 to 69
74
C5
73 72 to 70
74 73 to 71
72 71 to 69
Input I/O
Port 4 (bit 3): This is a 1bit input port. Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4). Port 5: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 5 (PCR5).
73 to 71 B6 B5 C6
P57 to P50
20 to 13
22 to 15 H1, J1 H3, G1 H2, G2 F1, G3
21 to 14
22 to 15
20 to 13
I/O
Rev. 4.00, 05/03, page xii of xl
Item 1.3.2 Pin Functions Table 1.5 Pin Functions
Page 19
Revisions (See Manual for Details)
Pin No. Type I/O ports Symbol P67 to P60 Pad Pad Pad FP-80A 4 1 2 3 TFP-80C FP-80B TLP-85V* No.* No.* No.* I/O 28 to 21 30 to 23 K5, J4 H4, K4 J3, J2 K3, K2 38 to 41 J8, J7 K6, H7 H6, J7 H6, J5 J6, H5 46 to 39 H9, J9 H10, J10 K8, K9 H8, K7 61 to 56 B10, C8 D10, C9 D9, E10 29 to 22 30 to 23 28 to 21 I/O Name and Functions Port 6: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 6 (PCR6). Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7). Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8).
P77 to P70
36 to 29
37 to 30
38 to 31
36 to 29
I/O
P87 to P80
44 to 37
45 to 38
46 to 39
44 to 37
I/O
P95 to P90
59 to 54
60 to 55
61 to 56
59 to 54
Output Port 9: This is a 6-bit output port. If the on-chip emulator is used, pin 95 is reserved for the emulator and not available to the user. In the case of the F-ZTAT version, pin 95 should not be left open in the user mode, and should instead be pulled up to high level. I/O Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA). Port B: This is an 8-bit input port.
PA3 to PA0
45 to 48
47 to 50 G10 G8 G9 F10 2, 1, A3, A2 80 to 75 C3, A4 B3, B4 A5, C4 72 B5
46 to 49
47 to 50
45 to 48
PB7 to PB0
80 to 73
81 to 74
1, 81 to 75 72
80 to 73
Input
Serial RXD32 communication (SCI) TXD32
70
71
70
Input
SCI3 receive data input: This is the SCI3 data input pin.
71
73
B6
72
73
71
Output SCI3 transmit data output: This is the SCI3 data output pin. I/O SCI3 clock I/O: This is the SCI3 clock I/O pin.
SCK32
69
71
C6
70
71
69
Rev. 4.00, 05/03, page xiii of xl
Item 1.3.2 Pin Functions Table 1.5 Pin Functions
Page 20
Revisions (See Manual for Details)
Pin No. Type Symbol FP-80A Pad Pad Pad 4 1 2 3 TFP-80C FP-80B TLP-85V* No.* No.* No.* I/O 80 to 73 2, 1, A3, A2 80 to 75 C3, A4 B3, B4 A5, C4 5 B2 81 to 74 1, 81 to 75 4 80 to 73 Input Name and Functions Analog input channels 7 to 0: These are analog data input channels to the A/D converter. A/D converter trigger input: This is the external trigger input pin to the A/D converter.
A/D AN7 to converter AN0
),64/
3
3
3
Input
COM4 to 45 to 48 LCD controller/ COM1 driver SEG32 to 44 to 13 SEG1
47 to 50 G10, G8 G9, F10
46 to 49
47 to 50 46 to 15
45 to 48 44 to 13
Output LCD common output: These are the LCD common output pins. Output LCD segment output: These are the LCD segment output pins.
45 to 46 to 15 H9, J9, H10, J10, 14 K8, K9, H8, K7, J8, J7, K6, H7, H6, J5, J6, H5, K5, J4, H4, K4, J3, J2, K3, K2, H1, J1, H3, G1, H2, G2, F1, G3 A1, A10, D4, K2, K10
NC
NC
NC pin
Notes: *1 Pad number for HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020. *2 Pad number for HCD64F38024 and HCD64F38024R. *3 Pad number for HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S. 4 The TLP-85V is under development.
Rev. 4.00, 05/03, page xiv of xl
Item 2.8.1 Memory Map
Page 55 to 59
Revisions (See Manual for Details) Product names added to description The memory map of the H8/38024 and H8/38024S are shown in figure 2.16 (1), that of the H8/38023 and H8/38023S in figure 2.16 (2), that of the H8/38022 and H8/38022S in figure 2.16 (3), that of the H8/38021 and H8/38021S in figure 2.16 (4), and that of the H8/38020 and H8/38020S in figure 2.16 (5). Product name added to title of figure 2.16 (1) and figure amended H8/38024 and H8/38024S Memory Map
HD64F38024, HD64F38024R (flash memory version) H'0000 Interrupt vector area H'0029 H'002A 32 kbytes (32768 bytes) On-chip ROM H'7000 Firmware for on-chip emulator*1 H'7FFF Not used H'F020 H'F02B Internal I/O register Not used H'F740 H'F74F Not used H'F780 (Workarea for reprogramming flash memory: 1 kbyte)*2 On-chip RAM (2 kbytes) User area (1 kbyte) H'FF7F H'FF80 Internal I/O register (128 bytes) H'FFFF H'FFFF 1024 bytes H'FF7F H'FF80 Internal I/O register (128 bytes) Not used LCD RAM (16 bytes) H'F740 H'F74F LCD RAM (16 bytes) Not used H'7FFF On-chip ROM H'0029 H'002A 32 kbytes (32768 bytes) HD64338024 (mask ROM version) HD64338024S (mask ROM version) HD64738024 (PROM version) H'0000 Interrupt vector area
H'FB7F H'FB80
H'FB80 On-chip RAM 1024 bytes
Notes: *1 Not available to the user if the on-chip emulator is used. *2 Used by the programming control program when programming flash memory. Also, not available to the user if the on-chip emulator is used.
Product name added to title of figure 2.16 (2) H8/38023 and H8/38023S Memory Map Product name added to title of figure 2.16 (3) H8/38022 and H8/38022S Memory Map Product name added to title of figure 2.16 (4) H8/38021 and H8/38021S Memory Map Product name added to title of figure 2.16 (5) H8/38020 and H8/38020S Memory Map
Rev. 4.00, 05/03, page xv of xl
Item 2.9.1 Notes on Data Access Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules
Page 61
Revisions (See Manual for Details) Note amended
Notes: The example of the H8/38024 is shown here. *1 This address is H'7FFF in the H8/38024 and H8/38024S (32-kbyte on-chip ROM), H'5FFF in the H8/38023 and H8/38023S (24-kbyte on-chip ROM), H'3FFF in the H8/38022 and H8/38022S (16-kbyte on-chip ROM), H'2FFF in the H8/38021 and H8/38021S (12-kbyte onchip ROM), H'1FFF in the H8/38020 and H8/38020S (8-kbyte on-chip ROM). *2 This address is H'FD80 in the H8/38021, H8/38021S, H8/38020, and H8/38020S (512 bytes of on-chip RAM). *3 Internal I/O registers with addresses from H'F020 to H'F02B and on-chip RAM with addresses from H'F780 to H'FB7F are installed on the HD64F38024 and HD64F38024R only. Attempting to access these addresses on products other than the HD64F38024 and HD64F38024R will result in access to an empty area.
3.3.1 Overview Table 3.2 Interrupt Sources and Their Priorities 4.5 Note on Oscillators Figure 4.12 Negative Resistance Measurement and Circuit Modification Suggestions 5.1 Overview Table 5.2 Internal State in Each Operating Mode 5.3.1 Transition to Standby Mode
72
Watchdog timer added to interrupt sources
104, 105
Description and figure added
111
Note amended *1 Register contents are retained, but output is high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.
118
Description amended *** The I/O ports go to the high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.
5.3.4 Standby Mode Transition and Pin States
120
Description amended *** At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Port 5 of the HD64F38024 retains the previous pin state. ***
6.1 Overview
133
Product names added to description 1st line changed as follows The H8/38024 and H8/38024S have 32 kbytes of on-chip mask ROM, the H8/38023 and H8/38023S have 24 kbytes, the H8/38022 and H8/38022S have 16 kbytes, the H8/38021 and H8/38021S have 12 kbytes, and the H8/38020 and H8/38020S have 8 kbytes.
Rev. 4.00, 05/03, page xvi of xl
Item
Page
Revisions (See Manual for Details) Figure amended
58 54 3 13 77 56 57 61 55 10 8 75 76 P92 VCC AVCC TEST PB2 P90 P91 P95 VSS VSS = AVSS X1 PB0 PB1 VSS PGM VCC
6.2.2 Socket Adapter Pin 135 Arrangement and Memory Map Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)
indicated in the figure should be left open.
6.5.1 Features
144
Description amended The features of the 32-kbyte flash memory built into HD64F38024 and HD64F38024R are summarized below. Reprogramming Description Amended The HD64F38024R can be reprogrammed up to 1,000 times and the HD64F38024 up to 100 times.
6.7 On-Board Programming Modes
153
Description amended At reset-start in reset mode, the series of HD64F38024 and HD64F38024R ***
6.7.1 Boot Mode Table 6.9 Oscillating Frequencies (fOSC) for which Automatic Adjustment of LSI Bit Rate Is Possible 6.7.2 Programming/ Erasing in User Program Mode 6.10.1 Socket Adapter
155
Table title amended Oscillating Frequencies (fOSC) for which Automatic Adjustment of LSI Bit Rate Is Possible Table amended Oscillating Frequencies (fOSC) Range of LSI
156
Description amended The term user mode refers to the status when a user program is being executed. On-board programming/erasing of an ***
163
Description amended The socket adapter converts the pin allocation of the HD64F38024 and HD64F38024R to that of ***
6.10.2 Programmer Mode Commands Figure 6.12 Socket Adapter Pin Correspondence Diagram
164
Figure amended
HD64F38024, HD64F38024R Pin No. FP-80A TFP-80C Pin Name FP-80B
Rev. 4.00, 05/03, page xvii of xl
Item 7.1 Overview
Page 175
Revisions (See Manual for Details) Product names added to description The H8/38024, H8/38023, H8/38022, H8/38024S, H8/38023S, and H8/38022S have 1 kbyte of high-speed static RAM on-chip, and the H8/38021, H8/38020, H8/38021S, and H8/38020S have 512 bytes. The RAM is connected to the CPU by a 16-bit data bus, allowing highspeed 2-state access for both byte data and word data.
8.1 Overview Table 8.1 Port Functions
177, 178
Note added
Port 3 * 8-bit I/O port * MOS input pull-up option * Large-current port*1 * MOS open drain output selectable (only P35) Port 9 * 6-bit output port P37/AEVL P36/AEVH P35 to P33 P32, TMOFH P31, TMOFL P30/UD P95 to P92 Asynchronous counter event inputs AEVL, AEVH None Timer F output compare output PMR3 PMR3 ECCR
Timer C count up/down PMR3 selection input None 10-bit PWM output PMR9
* High-voltage, P91, P90/ large-current port *2 PWM2, PWM1 * High-voltage port*
2
IRQAEC
None
Notes: *1 Applies to the HD64338024, HD64338023, HD64338022, HD64338021, HD64338020, and HD64738024 only. *2 Standard voltage on H8/38024S Group.
8.5.4 Pin States Table 8.13 Port 5 Pin States 8.9.2 Register Configuration and Description 2. Port mode register 9 (PMR9)
201
Note amended Note: * A high-level signal is output when the MOS pull-up is in the on state. In the HD64F38024 the previous pin state is retained.
213, 214
PMR9 amended and note added
Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 PIOFF/--* 0 R/W 2 -- -- W 1 PWM2 0 R/W 0 PWM1 0 R/W
Note: * Readable/writable reserved bit in the H8/38024S Group.
Bit 3 description added This bit is reserved in the H8/38024S Group. Bit 3 note changed 9.7.2 Register Configurations 7. Event counter control/status register (ECCSR) 296 Bit 6 Table amended 1 ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00
.
Rev. 4.00, 05/03, page xviii of xl
Item 9.7.5 Application Notes
Page 304
Revisions (See Manual for Details) Description amended 1. When reading the values in ECH and ECL, the correct value will not be returned if the event counter increments during the read operation. Therefore, if the counter is being used in the 8-bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL. If the counter is being used in the 16-bit mode, clear CUEL only to 0 before reading ECH or ECL. 3. When using the clock in the 16-bit mode, set CUEH to 1 first, then set CRCH to 1 in ECCSR. Or, set CUEH and CRCH simultaneously before inputting the clock. After that, do not change the CUEH value while using in the 16-bit mode. Otherwise, an error counter increment may occur. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCL and CRCH to 0 sequentially, in that order.
12.6.3 Influences on Absolute Precision Figure 12.6 Analog Input Circuit Example 13.3.4 Boosting the LCD Drive Power Supply Figure 13.9 Connection of External SplitResistance
383
A/D converter equivalent circuit amended 20 pF
402
Figure amended
R
R
R
R
Rev. 4.00, 05/03, page xix of xl
Item 14.1 H8/38024 ZTAT Version and Mask ROM Version Absolute Maximum Ratings Table 14.1 Absolute Maximum Ratings
Page 403
Revisions (See Manual for Details) Table amended
Item Power supply voltage Analog power supply voltage Programming voltage Input voltage Ports other than Port B and IRQAEC Port B IRQAEC Port 9 pin voltage Operating temperature Symbol VCC AVCC V PP Vin AVin HVin VP9 Topr Value 0.3 to +7.0 0.3 to +7.0 0.3 to +13.0 0.3 to V CC +0.3 0.3 to AV CC +0.3 0.3 to +7.3 0.3 to +7.3 20 to +75 (regular specifications) 40 to +85 (wide-range specifications) Storage temperature Tstg 55 to +125 Unit V V V V V V V C Note *1
C
C
Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
14.2.2 DC Characteristics Table 14.2 DC Characteristics
406
Description amended. VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise indicated.
408
Table amended P90 to P92 -- -- 0.5 VCC = 2.2 to 5.5 V IOL = 25 mA IOL = 15 mA -- -- 0.5 IOL = 10 mA *6 *5
411 14.2.3 AC Characteristics Table 14.3 Control Signal Timing 412, 414
Note *7 deleted Description amended. VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise indicated. Note *4 deleted
Table 14.4 Serial Interface (SCI3) Timing
VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise indicated. Note deleted
Rev. 4.00, 05/03, page xx of xl
Item 14.2.4 A/D Converter Characteristics Table 14.5 A/D Converter Characteristics
Page 415
Revisions (See Manual for Details) Description amended. VCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) unless otherwise indicated.
416 14.2.5 LCD Characteristics Table 14.6 LCD Characteristics 416
Note *5 deleted Description amended. VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +75C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise specified. Note *3 deleted
14.3 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute Maximum Ratings Table 14.7 Absolute Maximum Ratings
417
Title amended H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute Maximum Ratings Table amended Port 9 pin voltage Operating temperature VP9 Topr -0.3 to +7.3 -20 to +75 (regular specifications) -40 to +85*2 (wide-range specifications) +75 (products shipped as chips)*3 Storage temperature Tstg -55 to +125 C Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability. *2 The operating temperature ranges for flash memory programming/erasing are Ta = -20C to +75C. *3 Power may be applied when the temperature is between -20 and +75C. *2 V C
C
14.4 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics
418
Title amended H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics
Rev. 4.00, 05/03, page xxi of xl
Item 14.4.2 DC Characteristics Table 14.8 DC Characteristics
Page 420, 422 to 425
Revisions (See Manual for Details) Table amended * Default conditions unless otherwise indicated amended VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V .
* Active mode current dissipation, sleep mode current dissipation, subactive mode current dissipation, subsleep mode current dissipation, watch mode current dissipation, and standby mode current dissipation information changed * Sleep mode and subsleep mode internal state descriptions amended Only on-chip timers operate Note amended *6 Except for the package for the TLP-85V (under development). 14.4.3 AC Characteristics Table 14.9 Control Signal Timing 426, 427 Table amended * Default conditions unless otherwise indicated amended VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V * Oscillation stabilization time information changed * Note *3 amended and note *4 added Table 14.10 Serial Interface (SCI3) Timing 428 Table amended * Default conditions unless otherwise indicated amended VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V Note deleted 14.4.4 A/D Converter Characteristics Table 14.11 A/D Converter Characteristics 429 Table amended * Default conditions unless otherwise indicated amended VCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V
Absolute accuracy Conversion time -- 12.4 2.0 -- 4.0 124 LSB s
.
.
.
AVCC = 2.7 V to 3.6 V AVCC = 2.7 V to 3.6 V
Note *4 deleted
Rev. 4.00, 05/03, page xxii of xl
Item 14.4.5 LCD Characteristics Table 14.12 LCD Characteristics
Page 430
Revisions (See Manual for Details) Table amended * Default conditions unless otherwise indicated amended VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V LCD power supply splitresistance Liquid crystal display voltage RLCD Between V1 and VSS 0.5 1.5 2.2 3.0 9.0 3.0 7.0 -- 3.6 V . M *3 *4 *2
VLCD V1
Notes: *1 The voltage drop from power supply pins V1, V2, V3, and VSS to each segment pin or common pin. *2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: VCC V1 V2 V3 VSS. *3 Applies to the HD64F38024. *4 Applies to the HD64F38024R. 14.4.6 Flash Memory 431, 432 Characteristics [preliminary specifications] Table 14.13 Flash Memory Characteristics Description amended AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V, VCC = 2.7 V to 3.6 V (operating voltage range in reading), VCC = 3.0 V to 3.6 V (operating voltage range in programming/erasing), Ta = -20 to +75C (operating temperature range in programming/erasing) Table amended
Maximum number of reprogrammings NWEC 1000 *8 *11 100 *8 *12 Data retention time tDRP 10*
10
10000 *9 10000 *9
Times
Years
The minimum number of times all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.) *9 Reference value at 25C. (Guideline showing number of reprogrammings over which functioning will be retained under normal circumstances.) *10 Data retention characteristics within the range indicated in the specifications, including the minimum value for reprogrammings. *11 Applies to an operating voltage range when reading data of 3.0 to 3.6 V. *12 Applies to an operating voltage range when reading data of 2.7 to 3.6 V. *8
Rev. 4.00, 05/03, page xxiii of xl
Item 14.5 H8/38024S Group Mask ROM Version Absolute Maximum Ratings 14.6 H8/38024S Group Mask ROM Version Electrical Characteristics 14.9 Resonator Equivalent Circuit Figure 14.8 Resonator Equivalent Circuit (1) Figure 14.9 Resonator Equivalent Circuit (2) A.1 Instructions Table A.1 Instruction Set B.2 Functions PMR9--Port mode register 9
Page 433
Revisions (See Manual for Details) Newly added
434 to 447 451
Newly added
Figure title amended Figure 14.8 Resonator Equivalent Circuit (1)
Newly added 460 Note (4) amended (4) The number of states required for execution is 4n + 9 (n = value of R4L). 4n + 8 for HD64F38024 and H8/38024S Group. 517 Description amended and note added
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 PIOFF/ * 0 R/W W 2 1 PWM2 0 R/W 0 PWM1 0 R/W
P90/PWM1 pin function switch 0 Functions as P90 output pin 1 Functions as PWM1 output pin P91/PWM2 pin function switch 0 Functions as P91 output pin 1 Functions as PWM2 output pin P92 to P90 step-up circuit control 0 Large-current port step-up circuit is turned on 1 Large-current port step-up circuit is turned off Note: * Readable/writable reserved bit in the H8/38024S Group.
C.4 Block Diagram of Port 5 Figure C.4 Port 5 Block Diagram
541
Note added Note: * The value of SBY is fixed at 1 in the HD64F38024.
Rev. 4.00, 05/03, page xxiv of xl
Item
Page
Revisions (See Manual for Details) Note added
Port P17, P16, P14, P13 P37 to P30 P43 to P40 P57 to P50 P67 to P60 P77 to P70 P87 to P80 P95 to P90 Reset Sleep Subsleep Retained Standby High impedance*1 Watch Retained Subactive Active Functions Functions
548 Appendix D Port States in the Different Processing States Table D.1 Port States Overview
High Retained impedance
High Retained impedance High Retained impedance High Retained impedance High Retained impedance High Retained impedance High Retained impedance High Retained impedance
Retained Retained Retained Retained Retained Retained Retained Retained
High 1 impedance* High impedance
Retained Retained
Functions Functions Functions Functions Functions Functions Functions Functions
Functions Functions Functions Functions Functions Functions Functions Functions
High Retained 12 impedance* * High 1 impedance* High impedance High impedance High 1 impedance* High impedance Retained Retained Retained Retained Retained
PA3 to High Retained PA0 impedance
PB7 to High High High High PB0 impedance impedance impedance impedance
High High High impedance impedance impedance
Notes: *1 High level output when MOS pull-up is in on state. *2 In the HD64F38024 the previous pin state is retained.
Rev. 4.00, 05/03, page xxv of xl
Item Appendix E List of Product Codes Table E.1 H8/38024 Group Product Code Lineup
Page 549
Revisions (See Manual for Details) Table replaced
Product Type H8/38024 Group H8/38024 Mask ROM versions Regular specifications Product Code HD64338024H HD64338024F HD64338024W HCD64338024 Wide-range specifications HD64338024D HD64338024E HD64338024WI ZTAT versions Regular specifications HD64738024H HD64738024F HD64738024W Wide-range specifications HD64738024D HD64738024E HD64738024WI F-ZTAT versions Regular specifications HD64F38024H HD64F38024RH HD64F38024F HD64F38024RF HD64F38024W HD64F38024RW HD64338024(***)H HD64338024(***)F HD64338024(***)W HD64738024H HD64738024F HD64738024W HD64738024H HD64738024F HD64738024W HD64F38024H HD64F38024H HD64F38024F HD64F38024F HD64F38024W HD64F38024W 85-pin TFLGA (TLP-85V) Die 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80B) Mark Code HD64338024(***)H HD64338024(***)F HD64338024(***)W Package (Package Code) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A)
HD64F38024RLPV F38024RLPV HCD64F38024 HCD64F38024R Wide-range specifications HD64F38024D HD64F38024RD HD64F38024E HD64F38024RE HD64F38024WI HD64F38024RWI HD64F38024H HD64F38024H HD64F38024F HD64F38024F HD64F38024W HD64F38024W
80-pin QFP (FP-80A)
80-pin QFP (FP-80B)
80-pin TQFP (TFP-80C)
HD64F38024RLPIV F38024RLPIV H8/38023 Mask ROM versions Regular specifications HD64338023H HD64338023F HD64338023W HCD64338023 Wide-range specifications HD64338023D HD64338023E HD64338023WI HD64338023(***)H HD64338023(***)F HD64338023(***)W HD64338023(***)H HD64338023(***)F HD64338023(***)W
85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C)
Rev. 4.00, 05/03, page xxvi of xl
Item Appendix E List of Product Codes Table E.1 H8/38024 Group Product Code Lineup
Page 550
Revisions (See Manual for Details)
Product Type H8/38024 Group H8/38022 Mask ROM versions Regular specifications Product Code HD64338022H HD64338022F HD64338022W HCD64338022 Wide-range specifications HD64338022D HD64338022E HD64338022WI H8/38021 Mask ROM versions Regular specifications HD64338021H HD64338021F HD64338021W HCD64338021 Wide-range specifications HD64338021D HD64338021E HD64338021WI H8/38020 Mask ROM versions Regular specifications HD64338020H HD64338020F HD64338020W HCD64338020 Wide-range specifications HD64338020D HD64338020E HD64338020WI H8/38024S H8/38024S Mask ROM Group versions Regular specifications HD64338024SH HD64338024SW HD64338020(***)H HD64338020(***)F HD64338020(***)W HD64338024(***)H HD64338024(***)W HD64338021(***)H HD64338021(***)F HD64338021(***)W HD64338020(***)H HD64338020(***)F HD64338020(***)W HD64338022(***)H HD64338022(***)F HD64338022(***)W HD64338021(***)H HD64338021(***)F HD64338021(***)W Mark Code HD64338022(***)H HD64338022(***)F HD64338022(***)W Package (Package Code) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die HD64338024(***)H HD64338024(***)W 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die HD64338023(***)H HD64338023(***)W 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die HD64338022(***)H HD64338022(***)W 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V)
HD64338024SLPV 338024S(***)LPV HCD64338024S Wide-range specifications HD64338024SD HD64338024SWI
HD64338024SLPIV 338024S(***)LPIV H8/38023S Mask ROM versions Regular specifications HD64338023SH HD64338023SW HD64338023(***)H HD64338023(***)W
HD64338023SLPV 338023S(***)LPV HCD64338023S Wide-range specifications HD64338023SD HD64338023SWI
HD64338023SLPIV 338023S(***)LPIV H8/38022S Mask ROM versions Regular specifications HD64338022SH HD64338022SW HD64338022(***)H HD64338022(***)W
HD64338022SLPV 338022S(***)LPV HCD64338022S Wide-range specifications HD64338022SD HD64338022SWI
HD64338022SLPIV 338022S(***)LPIV
551
Product Type H8/38024S H8/38021S Mask ROM Group versions Regular specifications Product Code HD64338021SH HD64338021SW Mark Code HD64338021(***)H HD64338021(***)W
Package (Package Code) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die
HD64338021SLPV 338021S(***)LPV HCD64338021S Wide-range specifications HD64338021SD HD64338021SWI HD64338021(***)H HD64338021(***)W
80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die
HD64338021SLPIV 338021S(***)LPIV H8/38020S Mask ROM versions Regular specifications HD64338020SH HD64338020SW HD64338020(***)H HD64338020(***)W
HD64338020SLPV 338020S(***)LPV HCD64338020S Wide-range specifications HD64338020SD HD64338020SWI HD64338020(***)H HD64338020(***)W
80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V)
HD64338020SLPIV 338020S(***)LPIV
Note: (***) is the ROM code. An 85-pin version of the TFLGA (TLP-85V) is under development.
Rev. 4.00, 05/03, page xxvii of xl
Item Appendix F Package Dimensions Figure F.4 TLP-85V Package Dimensions
Page 552
Revisions (See Manual for Details) Description added Dimensional drawings of the H8/38024 Group and H8/38024S Group packages FP-80A, FP-80B, and TFP-80C are shown in figures F.1, F.2, and F.3 below.
555 Appendix G Specifications of Chip Form Figure G.2 Chip Sectional Figure of the HCD64F38024 and HCD64F38024R 556, 557
Newly added Description amended The specifications of the chip form of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure G.1. The specifications of the chip form of the HCD64F38024 and HCD64F38024R are shown in figure G.2. The specifications of the chip form of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure G.3. Title amended Chip Sectional Figure of the HCD64F38024 and HCD64F38024R
Figure G.3 Chip Sectional Figure of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S Appendix H Form of Bonding Pads 558
Newly added
Description amended The form of the bonding pads for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, HCD64338020, HCD64F38024, HCD64F38024R, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure H.1.
Rev. 4.00, 05/03, page xxviii of xl
Item
Page
Revisions (See Manual for Details) Description amended The specifications of the chip tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure I.1. The specifications of the chip tray for the HCD64F38024 and HCD64F38024R are shown in figure I.2. The specifications of the chip tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure I.3. Title amended Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R
Appendix I Specifications 559 to 562 of Chip Tray Figure I.2 Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R
Figure I.3 Specifications of Chip Tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S
Newly added
Rev. 4.00, 05/03, page xxix of xl
Rev. 4.00, 05/03, page xxx of xl
Contents
Section 1 Overview.............................................................................................................
1.1 1.2 1.3 1 Overview........................................................................................................................... 1 Internal Block Diagram..................................................................................................... 6 Pin Arrangement and Functions........................................................................................ 7 1.3.1 Pin Arrangement .................................................................................................. 7 1.3.2 Pin Functions ....................................................................................................... 16
Section 2 CPU ...................................................................................................................... 21
2.1 Overview........................................................................................................................... 2.1.1 Features................................................................................................................ 2.1.2 Address Space...................................................................................................... 2.1.3 Register Configuration......................................................................................... Register Descriptions ........................................................................................................ 2.2.1 General Registers ................................................................................................. 2.2.2 Control Registers ................................................................................................. 2.2.3 Initial Register Values.......................................................................................... Data Formats..................................................................................................................... 2.3.1 Data Formats in General Registers ...................................................................... 2.3.2 Memory Data Formats ......................................................................................... Addressing Modes ............................................................................................................ 2.4.1 Addressing Modes ............................................................................................... 2.4.2 Effective Address Calculation ............................................................................. Instruction Set ................................................................................................................... 2.5.1 Data Transfer Instructions.................................................................................... 2.5.2 Arithmetic Operations.......................................................................................... 2.5.3 Logic Operations.................................................................................................. 2.5.4 Shift Operations ................................................................................................... 2.5.5 Bit Manipulations................................................................................................. 2.5.6 Branching Instructions ......................................................................................... 2.5.7 System Control Instructions................................................................................. 2.5.8 Block Data Transfer Instruction........................................................................... Basic Operational Timing ................................................................................................. 2.6.1 Access to On-Chip Memory (RAM, ROM)......................................................... 2.6.2 Access to On-Chip Peripheral Modules............................................................... CPU States ........................................................................................................................ 2.7.1 Overview.............................................................................................................. 2.7.2 Program Execution State...................................................................................... 2.7.3 Program Halt State............................................................................................... 2.7.4 Exception-Handling State .................................................................................... 21 21 22 22 23 23 23 25 25 26 27 28 28 30 34 36 38 39 39 41 45 47 48 50 50 51 53 53 54 54 54
2.2
2.3
2.4
2.5
2.6
2.7
Rev. 4.00, 05/03, page xxxi of xl
2.8 2.9
Memory Map .................................................................................................................... 2.8.1 Memory Map ....................................................................................................... Application Notes ............................................................................................................. 2.9.1 Notes on Data Access .......................................................................................... 2.9.2 Notes on Bit Manipulation................................................................................... 2.9.3 Notes on Use of the EEPMOV Instruction ..........................................................
55 55 60 60 62 68
Section 3 Exception Handling ......................................................................................... 69
3.1 3.2 Overview........................................................................................................................... Reset ................................................................................................................................. 3.2.1 Overview.............................................................................................................. 3.2.2 Reset Sequence .................................................................................................... 3.2.3 Interrupt Immediately after Reset ........................................................................ Interrupts ........................................................................................................................... 3.3.1 Overview.............................................................................................................. 3.3.2 Interrupt Control Registers................................................................................... 3.3.3 External Interrupts ............................................................................................... 3.3.4 Internal Interrupts................................................................................................. 3.3.5 Interrupt Operations ............................................................................................. 3.3.6 Interrupt Response Time...................................................................................... Application Notes ............................................................................................................. 3.4.1 Notes on Stack Area Use ..................................................................................... 3.4.2 Notes on Rewriting Port Mode Registers............................................................. 3.4.3 Method for Clearing Interrupt Request Flags ...................................................... 69 69 69 69 70 71 71 73 83 84 85 90 91 91 92 94
3.3
3.4
Section 4 Clock Pulse Generators................................................................................... 97
4.1 Overview........................................................................................................................... 4.1.1 Block Diagram..................................................................................................... 4.1.2 System Clock and Subclock................................................................................. System Clock Generator ................................................................................................... Subclock Generator........................................................................................................... Prescalers .......................................................................................................................... Note on Oscillators............................................................................................................ 4.5.1 Definition of Oscillation Stabilization Wait Time ............................................... 4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element)............................................................................................................... 97 97 97 98 101 103 104 105 107
4.2 4.3 4.4 4.5
Section 5 Power-Down Modes ........................................................................................ 109
5.1 5.2 Overview........................................................................................................................... 5.1.1 System Control Registers..................................................................................... Sleep Mode ....................................................................................................................... 5.2.1 Transition to Sleep Mode..................................................................................... 5.2.2 Clearing Sleep Mode............................................................................................ 109 112 117 117 117
Rev. 4.00, 05/03, page xxxii of xl
5.3
5.4
5.5
5.6
5.7
5.8
5.9
5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode.............................................. Standby Mode ................................................................................................................... 5.3.1 Transition to Standby Mode................................................................................. 5.3.2 Clearing Standby Mode ....................................................................................... 5.3.3 Oscillator Stabilization Time after Standby Mode is Cleared.............................. 5.3.4 Standby Mode Transition and Pin States ............................................................. 5.3.5 Notes on External Input Signal Changes before/after Standby Mode.................. Watch Mode...................................................................................................................... 5.4.1 Transition to Watch Mode ................................................................................... 5.4.2 Clearing Watch Mode .......................................................................................... 5.4.3 Oscillator StabilizationTime after Watch Mode is Cleared ................................. 5.4.4 Notes on External Input Signal Changes before/after Watch Mode .................... Subsleep Mode.................................................................................................................. 5.5.1 Transition to Subsleep Mode ............................................................................... 5.5.2 Clearing Subsleep Mode ...................................................................................... Subactive Mode ................................................................................................................ 5.6.1 Transition to Subactive Mode .............................................................................. 5.6.2 Clearing Subactive Mode..................................................................................... 5.6.3 Operating Frequency in Subactive Mode............................................................. Active (Medium-Speed) Mode ......................................................................................... 5.7.1 Transition to Active (Medium-Speed) Mode....................................................... 5.7.2 Clearing Active (Medium-Speed) Mode.............................................................. 5.7.3 Operating Frequency in Active (Medium-Speed) Mode...................................... Direct Transfer .................................................................................................................. 5.8.1 Overview of Direct Transfer ................................................................................ 5.8.2 Direct Transition Times ....................................................................................... 5.8.3 Notes on External Input Signal Changes before/after Direct Transition.............. Module Standby Mode...................................................................................................... 5.9.1 Setting Module Standby Mode ............................................................................ 5.9.2 Clearing Module Standby Mode ..........................................................................
118 118 118 118 119 120 121 123 123 123 123 123 124 124 124 125 125 125 125 126 126 126 126 127 127 128 130 131 131 131
Section 6 ROM..................................................................................................................... 133
6.1 6.2 Overview........................................................................................................................... 6.1.1 Block Diagram..................................................................................................... H8/38024 PROM Mode.................................................................................................... 6.2.1 Setting to PROM Mode ....................................................................................... 6.2.2 Socket Adapter Pin Arrangement and Memory Map........................................... H8/38024 Programming.................................................................................................... 6.3.1 Writing and Verifying.......................................................................................... 6.3.2 Programming Precautions .................................................................................... Reliability of Programmed Data ....................................................................................... Flash Memory Overview................................................................................................... 6.5.1 Features................................................................................................................ 133 133 134 134 134 137 137 142 143 144 144
6.3
6.4 6.5
Rev. 4.00, 05/03, page xxxiii of xl
6.5.2 Block Diagram..................................................................................................... 6.5.3 Block Configuration............................................................................................. 6.5.4 Register Configuration......................................................................................... 6.6 Descriptions of Registers of the Flash Memory................................................................ 6.6.1 Flash Memory Control Register 1 (FLMCR1)..................................................... 6.6.2 Flash Memory Control Register 2 (FLMCR2)..................................................... 6.6.3 Erase Block Register (EBR) ................................................................................ 6.6.4 Flash Memory Power Control Register (FLPWCR) ............................................ 6.6.5 Flash Memory Enable Register (FENR) .............................................................. 6.7 On-Board Programming Modes........................................................................................ 6.7.1 Boot Mode ........................................................................................................... 6.7.2 Programming/Erasing in User Program Mode..................................................... 6.8 Flash Memory Programming/Erasing ............................................................................... 6.8.1 Program/Program-Verify ..................................................................................... 6.8.2 Erase/Erase-Verify............................................................................................... 6.8.3 Interrupt Handling when Programming/Erasing Flash Memory.......................... 6.9 Program/Erase Protection ................................................................................................. 6.9.1 Hardware Protection ............................................................................................ 6.9.2 Software Protection.............................................................................................. 6.9.3 Error Protection.................................................................................................... 6.10 Programmer Mode ............................................................................................................ 6.10.1 Socket Adapter..................................................................................................... 6.10.2 Programmer Mode Commands ............................................................................ 6.10.3 Memory Read Mode ............................................................................................ 6.10.4 Auto-Program Mode ............................................................................................ 6.10.5 Auto-Erase Mode................................................................................................. 6.10.6 Status Read Mode ................................................................................................ 6.10.7 Status Polling ....................................................................................................... 6.10.8 Programmer Mode Transition Time..................................................................... 6.10.9 Notes on Memory Programming.......................................................................... 6.11 Power-Down States for Flash Memory.............................................................................
145 146 147 148 148 150 151 151 152 153 154 156 156 157 160 160 162 162 162 162 163 163 163 165 168 170 171 173 173 174 174
Section 7 RAM..................................................................................................................... 175
7.1 Overview........................................................................................................................... 175 7.1.1 Block Diagram..................................................................................................... 175
Section 8 I/O Ports .............................................................................................................. 177
8.1 8.2 Overview........................................................................................................................... Port 1................................................................................................................................. 8.2.1 Overview.............................................................................................................. 8.2.2 Register Configuration and Description............................................................... 8.2.3 Pin Functions ....................................................................................................... 8.2.4 Pin States.............................................................................................................. 177 179 179 179 184 185
Rev. 4.00, 05/03, page xxxiv of xl
8.3
8.2.5 MOS Input Pull-Up.............................................................................................. Port 3................................................................................................................................. 8.3.1 Overview.............................................................................................................. 8.3.2 Register Configuration and Description............................................................... 8.3.3 Pin Functions ....................................................................................................... 8.3.4 Pin States.............................................................................................................. 8.3.5 MOS Input Pull-Up.............................................................................................. 8.4 Port 4................................................................................................................................. 8.4.1 Overview.............................................................................................................. 8.4.2 Register Configuration and Description............................................................... 8.4.3 Pin Functions ....................................................................................................... 8.4.4 Pin States.............................................................................................................. 8.5 Port 5................................................................................................................................. 8.5.1 Overview.............................................................................................................. 8.5.2 Register Configuration and Description............................................................... 8.5.3 Pin Functions ....................................................................................................... 8.5.4 Pin States.............................................................................................................. 8.5.5 MOS Input Pull-Up.............................................................................................. 8.6 Port 6................................................................................................................................. 8.6.1 Overview.............................................................................................................. 8.6.2 Register Configuration and Description............................................................... 8.6.3 Pin Functions ....................................................................................................... 8.6.4 Pin States.............................................................................................................. 8.6.5 MOS Input Pull-Up.............................................................................................. 8.7 Port 7................................................................................................................................. 8.7.1 Overview.............................................................................................................. 8.7.2 Register Configuration and Description............................................................... 8.7.3 Pin Functions ....................................................................................................... 8.7.4 Pin States.............................................................................................................. 8.8 Port 8................................................................................................................................. 8.8.1 Overview.............................................................................................................. 8.8.2 Register Configuration and Description............................................................... 8.8.3 Pin Functions ....................................................................................................... 8.8.4 Pin States.............................................................................................................. 8.9 Port 9................................................................................................................................. 8.9.1 Overview.............................................................................................................. 8.9.2 Register Configuration and Description............................................................... 8.9.3 Pin Functions ....................................................................................................... 8.9.4 Pin States.............................................................................................................. 8.10 Port A................................................................................................................................ 8.10.1 Overview.............................................................................................................. 8.10.2 Register Configuration and Description............................................................... 8.10.3 Pin Functions .......................................................................................................
185 186 186 186 191 192 192 193 193 193 195 196 197 197 197 200 201 201 202 202 202 204 205 205 206 206 206 208 208 209 209 209 211 211 212 212 212 215 215 216 216 216 218
Rev. 4.00, 05/03, page xxxv of xl
8.10.4 Pin States.............................................................................................................. 8.11 Port B ................................................................................................................................ 8.11.1 Overview.............................................................................................................. 8.11.2 Register Configuration and Description............................................................... 8.11.3 Pin Functions ....................................................................................................... 8.12 Input/Output Data Inversion Function .............................................................................. 8.12.1 Overview.............................................................................................................. 8.12.2 Register Configuration and Descriptions ............................................................. 8.12.3 Note on Modification of Serial Port Control Register ......................................... 8.13 Application Note ............................................................................................................... 8.13.1 The Management of the Un-Use Terminal ..........................................................
219 220 220 220 221 223 223 223 225 225 225
Section 9 Timers .................................................................................................................. 227
9.1 9.2 Overview........................................................................................................................... Timer A............................................................................................................................. 9.2.1 Overview.............................................................................................................. 9.2.2 Register Descriptions ........................................................................................... 9.2.3 Timer Operation................................................................................................... 9.2.4 Timer A Operation States .................................................................................... 9.2.5 Application Note.................................................................................................. Timer C ............................................................................................................................. 9.3.1 Overview.............................................................................................................. 9.3.2 Register Descriptions ........................................................................................... 9.3.3 Timer Operation................................................................................................... 9.3.4 Timer C Operation States..................................................................................... Timer F ............................................................................................................................. 9.4.1 Overview.............................................................................................................. 9.4.2 Register Descriptions ........................................................................................... 9.4.3 CPU Interface ...................................................................................................... 9.4.4 Operation ............................................................................................................. 9.4.5 Application Notes ................................................................................................ Timer G............................................................................................................................. 9.5.1 Overview.............................................................................................................. 9.5.2 Register Descriptions ........................................................................................... 9.5.3 Noise Canceler ..................................................................................................... 9.5.4 Operation ............................................................................................................. 9.5.5 Application Notes ................................................................................................ 9.5.6 Timer G Application Example............................................................................. Watchdog Timer ............................................................................................................... 9.6.1 Overview.............................................................................................................. 9.6.2 Register Descriptions ........................................................................................... 9.6.3 Timer Operation................................................................................................... 9.6.4 Watchdog Timer Operation States ....................................................................... 227 228 228 230 233 233 234 234 234 236 239 241 242 242 245 252 255 258 261 261 263 268 270 274 279 280 280 281 285 286
9.3
9.4
9.5
9.6
Rev. 4.00, 05/03, page xxxvi of xl
9.7
Asynchronous Event Counter (AEC)................................................................................ 9.7.1 Overview.............................................................................................................. 9.7.2 Register Configurations ....................................................................................... 9.7.3 Operation ............................................................................................................. 9.7.4 Asynchronous Event Counter Operation Modes.................................................. 9.7.5 Application Notes ................................................................................................
287 287 290 299 303 304 305 305 305 307 308 308 309 309 309 310 310 311 314 318 322 328 328 330 330 334 343 350 357 358
Section 10 Serial Communication Interface ................................................................ 10.1 Overview........................................................................................................................... 10.1.1 Features................................................................................................................ 10.1.2 Block diagram...................................................................................................... 10.1.3 Pin configuration.................................................................................................. 10.1.4 Register configuration.......................................................................................... 10.2 Register Descriptions ........................................................................................................ 10.2.1 Receive shift register (RSR) ................................................................................ 10.2.2 Receive data register (RDR) ................................................................................ 10.2.3 Transmit shift register (TSR) ............................................................................... 10.2.4 Transmit data register (TDR)............................................................................... 10.2.5 Serial mode register (SMR) ................................................................................. 10.2.6 Serial control register 3 (SCR3)........................................................................... 10.2.7 Serial status register (SSR) .................................................................................. 10.2.8 Bit rate register (BRR) ......................................................................................... 10.2.9 Clock stop register 1 (CKSTPR1)........................................................................ 10.2.10 Serial Port Control Register (SPCR).................................................................... 10.3 Operation .......................................................................................................................... 10.3.1 Overview.............................................................................................................. 10.3.2 Operation in Asynchronous Mode ....................................................................... 10.3.3 Operation in Synchronous Mode ......................................................................... 10.3.4 Multiprocessor Communication Function............................................................ 10.4 Interrupts ........................................................................................................................... 10.5 Application Notes .............................................................................................................
11.1 Overview........................................................................................................................... 11.1.1 Features................................................................................................................ 11.1.2 Block Diagram..................................................................................................... 11.1.3 Pin Configuration................................................................................................. 11.1.4 Register Configuration......................................................................................... 11.2 Register Descriptions ........................................................................................................ 11.2.1 PWM Control Register (PWCRm) ...................................................................... 11.2.2 PWM Data Registers U and L (PWDRUm, PWDRLm)...................................... 11.2.3 Clock Stop Register 2 (CKSTPR2)...................................................................... 11.3 Operation ..........................................................................................................................
Section 11 10-Bit PWM .................................................................................................... 363
363 363 364 364 365 366 366 367 367 369
Rev. 4.00, 05/03, page xxxvii of xl
11.3.1 Operation ............................................................................................................. 369 11.3.2 PWM Operation Modes ....................................................................................... 370
Section 12 A/D Converter................................................................................................. 371
12.1 Overview........................................................................................................................... 12.1.1 Features................................................................................................................ 12.1.2 Block Diagram..................................................................................................... 12.1.3 Pin Configuration................................................................................................. 12.1.4 Register Configuration......................................................................................... 12.2 Register Descriptions ........................................................................................................ 12.2.1 A/D Result Registers (ADRRH, ADRRL)........................................................... 12.2.2 A/D Mode Register (AMR) ................................................................................. 12.2.3 A/D Start Register (ADSR).................................................................................. 12.2.4 Clock Stop Register 1 (CKSTPR1)...................................................................... 12.3 Operation .......................................................................................................................... 12.3.1 A/D Conversion Operation .................................................................................. 12.3.2 Start of A/D Conversion by External Trigger Input............................................. 12.3.3 A/D Converter Operation Modes......................................................................... 12.4 Interrupts ........................................................................................................................... 12.5 Typical Use ....................................................................................................................... 12.6 Application Notes ............................................................................................................. 12.6.1 Application Notes ................................................................................................ 12.6.2 Permissible Signal Source Impedance ................................................................. 12.6.3 Influences on Absolute Precision......................................................................... 371 371 372 373 373 374 374 374 376 377 378 378 378 379 379 379 382 382 383 383
Section 13 LCD Controller/Driver ................................................................................. 385
13.1 Overview........................................................................................................................... 13.1.1 Features................................................................................................................ 13.1.2 Block Diagram..................................................................................................... 13.1.3 Pin Configuration................................................................................................. 13.1.4 Register Configuration......................................................................................... 13.2 Register Descriptions ........................................................................................................ 13.2.1 LCD Port Control Register (LPCR)..................................................................... 13.2.2 LCD Control Register (LCR)............................................................................... 13.2.3 LCD Control Register 2 (LCR2).......................................................................... 13.2.4 Clock Stop Register 2 (CKSTPR2)...................................................................... 13.3 Operation .......................................................................................................................... 13.3.1 Settings up to LCD Display ................................................................................. 13.3.2 Relationship between LCD RAM and Display .................................................... 13.3.3 Operation in Power-Down Modes ....................................................................... 13.3.4 Boosting the LCD Drive Power Supply............................................................... 385 385 386 387 387 388 388 390 392 393 394 394 396 401 402
Rev. 4.00, 05/03, page xxxviii of xl
Section 14 Electrical Characteristics.............................................................................. 403 14.1 H8/38024 ZTAT Version and Mask ROM Version Absolute Maximum Ratings............ 403 14.2 H8/38024 ZTAT Version and Mask ROM Version Electrical Characteristics ................. 404 14.2.1 Power Supply Voltage and Operating Range....................................................... 404 14.2.2 DC Characteristics ............................................................................................... 406 14.2.3 AC Characteristics ............................................................................................... 412 14.2.4 A/D Converter Characteristics ............................................................................. 415 14.2.5 LCD Characteristics............................................................................................. 416 14.3 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute Maximum Ratings .............................................................................................................................. 417 14.4 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics 418 14.4.1 Power Supply Voltage and Operating Range....................................................... 418 14.4.2 DC Characteristics ............................................................................................... 420 14.4.3 AC Characteristics ............................................................................................... 426 14.4.4 A/D Converter Characteristics ............................................................................. 429 14.4.5 LCD Characteristics............................................................................................. 430 14.4.6 Flash Memory Characteristics [preliminary specifications] ................................ 431 14.5 H8/38024S Group Mask ROM Version Absolute Maximum Ratings.............................. 433 14.6 H8/38024S Group Mask ROM Version Electrical Characteristics ................................... 434 14.6.1 Power Supply Voltage and Operating Range....................................................... 434 14.6.2 DC Characteristics ............................................................................................... 436 14.6.3 AC Characteristics ............................................................................................... 443 14.6.4 A/D Converter Characteristics ............................................................................. 446 14.6.5 LCD Characteristics............................................................................................. 447 14.7 Operation Timing.............................................................................................................. 448 14.8 Output Load Circuit .......................................................................................................... 450 14.9 Resonator Equivalent Circuit ............................................................................................ 451 14.10 Usage Note........................................................................................................................ 452 Appendix A CPU Instruction Set.................................................................................... 453
A.1 A.2 A.3 Instructions........................................................................................................................ 453 Operation Code Map......................................................................................................... 461 Number of Execution States.............................................................................................. 463
Appendix B Internal I/O Registers ................................................................................. 468
B.1 B.2 Addresses .......................................................................................................................... 468 Functions........................................................................................................................... 473
Appendix C I/O Port Block Diagrams........................................................................... 529
C.1 C.2 C.3 C.4 Block Diagrams of Port 1.................................................................................................. Block Diagrams of Port 3.................................................................................................. Block Diagrams of Port 4.................................................................................................. Block Diagram of Port 5 ................................................................................................... 529 532 537 541
Rev. 4.00, 05/03, page xxxix of xl
C.5 C.6 C.7 C.8 C.9 C.10
Block Diagram of Port 6 ................................................................................................... Block Diagram of Port 7 ................................................................................................... Block Diagram of Port 8 ................................................................................................... Block Diagrams of Port 9.................................................................................................. Block Diagram of Port A .................................................................................................. Block Diagram of Port B ..................................................................................................
542 543 544 545 546 547
Appendix D Port States in the Different Processing States .................................... 548 Appendix E List of Product Codes ................................................................................ 549 Appendix F Package Dimensions.................................................................................. 552 Appendix G Specifications of Chip Form.................................................................... 556 Appendix H Form of Bonding Pads .............................................................................. 558 Appendix I Specifications of Chip Tray..................................................................... 559
Rev. 4.00, 05/03, page xl of xl
Section 1 Overview
1.1 Overview
The H8/300L Series is a series of single-chip microcomputers (MCU: microcomputer unit), built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip. Within the H8/300L Series, the H8/38024 Group and H8/38024S Group comprise single-chip microcomputers equipped with a LCD (Liquid Crystal Display) controller/driver. Other on-chip peripheral functions include six timers, a two-channel 10-bit pulse width modulator (PWM), a serial communication interface, and an A/D converter. Together, these functions make the H8/38024 Group and H8/38024S Group ideally suited for embedded applications in systems requiring low power consumption and LCD display. Models in the H8/38024 Group and H8/38024S Group are the H8/38024 and H8/38024S, with on-chip 32-kbyte ROM and 1-kbyte RAM, the H8/38023 and H8/38023S, with on-chip 24-kbyte ROM and 1-kbyte RAM, the H8/38022 and H8/38022S, with on-chip 16-kbyte ROM and 1-kbyte RAM, the H8/38021 and H8/38021S, with 12-kbyte ROM and 512 byte RAM, and the H8/38020 and H8/38020S, with 8kbyte ROM and 512 byte RAM. The H8/38024 is also available in a ZTATTM*1 version with on-chip PROM which can be programmed as required by the user. The H8/38024 is also available in F-ZTATTM*2 versions with on-chip flash memory which can be reprogrammed on board. Table 1.1 summarizes the features of the H8/38024 Group and H8/38024S Group. Notes: *1 ZTAT (Zero Turn Around Time) is a trademark of Renesas Technology Corp. *2 F-ZTATTM is a trademark of Renesas Technology Corp.
Rev. 4.00, 05/03, page 1 of 562
Table 1.1
Item CPU
Features
Specification High-speed H8/300L CPU * General-register architecture General registers: Sixteen 8-bit registers (can be used as eight 16-bit registers) * Operating speed Max. operating speed: 8 MHz (5 MHz for HD64F38024 and H8/38024S Group) Add/subtract: 0.25 s (operating at 8 MHz), 0.4 s (operating at = 5 MHz) Multiply/divide: 1.75 s (operating at 8 MHz), 2.8 s (operating at = 5 MHz) Can run on 32.768 kHz or 38.4 kHz subclock * Instruction set compatible with H8/300 CPU Instruction length of 2 bytes or 4 bytes Basic arithmetic operations between registers MOV instruction for data transfer between memory and registers * Typical instructions Multiply (8 bits x 8 bits) Divide (16 bits / 8 bits) Bit accumulator Register-indirect designation of bit position
Interrupts
22 interrupt sources * * 13 external interrupt sources (IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0, IRQAEC) 9 internal interrupt sources System clock pulse generator: 1.0 to 16 MHz (1.0 to 10 MHz for HD64F38024, HD64F38024R, and H8/38024S Group) Subclock pulse generator: 32.768 kHz, 38.4 kHz
Clock pulse generators
Two on-chip clock pulse generators * *
Rev. 4.00, 05/03, page 2 of 562
Item Power-down modes
Specification Seven power-down modes * * * * * * * Sleep (high-speed) mode Sleep (medium-speed) mode Standby mode Watch mode Subsleep mode Subactive mode Active (medium-speed) mode H8/38024 and H8/38024S: 32-kbyte ROM, 1-kbyte RAM H8/38023 and H8/38023S: 24-kbyte ROM, 1-kbyte RAM H8/38022 and H8/38022S: 16-kbyte ROM, 1-kbyte RAM H8/38021 and H8/38021S: 12-kbyte ROM, 512 byte RAM H8/38020 and H8/38020S: 8-kbyte ROM, 512 byte RAM 51 I/O pins 9 input pins 6 output pins
Memory
Large on-chip memory * * * * *
I/O ports
66 pins * * *
Rev. 4.00, 05/03, page 3 of 562
Item Timers
Specification Six on-chip timers * Timer A: 8-bit timer Count-up timer with selection of eight internal clock signals divided from the system clock ()* and four clock signals divided from the watch clock (w)* * Asynchronous event counter: 16-bit timer Count-up timer able to count asynchronous external events independently of the MCU's internal clocks Asynchronous external events can be counted (both rising and falling edge detection possible) * Timer C: 8-bit timer Count-up/down timer with selection of seven internal clock signals or event input from external pin Auto-reloading * Timer F: 16-bit timer Can be used as two independent 8-bit timers Count-up timer with selection of four internal clock signals or event input from external pin Provision for toggle output by means of compare-match function * Timer G: 8-bit timer Count-up timer with selection of four internal clock signals Incorporates input capture function (built-in noise canceler) * Watchdog timer Reset signal generated by overflow of 8-bit counter SCI3: 8-bit synchronous/asynchronous serial interface Incorporates multiprocessor communication function Pulse-division PWM output for reduced ripple * Can be used as a 10-bit D/A converter by connecting to an external lowpass filter. 8-channel analog input pins Conversion time: 31/ or 62/ per channel
Serial communication interface 10-bit PWM
*
A/D converter
Successive approximations using a resistance ladder * *
LCD controller/ driver
LCD controller/driver equipped with a maximum of 32 segment pins and four common pins * * Choice of four duty cycles (static, 1/2, 1/3, or 1/4) Segment pins can be switched to general-purpose port function in 4-bit units
Rev. 4.00, 05/03, page 4 of 562
Item Product lineup
Specification
Product Code Mask ROM Version HD64338024 ZTAT Version HD64738024 F-ZTAT Version HD64F38024R HD64F38024 Package FP-80A FP-80B TFP-80C (HD64F38024R and HD64F38024 only) TLP-85V (under development) (HD64F38024R only) Die (mask ROM/F-ZTAT version only) FP-80A FP-80B TFP-80C Die FP-80A FP-80B TFP-80C Die FP-80A FP-80B TFP-80C Die FP-80B TFP-80C Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die FP-80A TFP-80C TLP-85V (under development) Die ROM/RAM Size (Byte) 32 k/1 k
HD64338023
--
--
24 k/1 k
HD64338022
--
--
16 k/1 k
HD64338021
--
--
12 k/512
HD64338020
--
--
8 k/512
HD64338024S
--
--
32 k/1 K
HD64338023S
--
--
24 k/1 K
HD64338022S
--
--
16 k/1 K
HD64338021S
--
--
12 k/512
HD64338020S
--
--
8 k/512
Refer to appendix E for information on product model numbers.
Note: * See section 4, Clock Pulse Generators, for the definition of and w.
Rev. 4.00, 05/03, page 5 of 562
1.2
Internal Block Diagram
Figure 1.1 shows a block diagram of the H8/38024 Group and H8/38024S Group.
VSS VSS = AVSS VCC TEST PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 IRQAEC P13/TMIG P14/ 4/ P16 P17/ 3/TMIF P30/UD P31/TMOFL P32/TMOFH P33 P34 P35 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/ 0 P50/ P51/ P52/ P53/ P54/ P55/ P56/ P57/
0/SEG1 1/SEG2 2/SEG3
x1 x2
Sub clock OSC
H8/300L CPU
OSC1 OSC2
System clock OSC
RAM (512 1k)
Port A
10-bit PWM1
Port 9
ROM (8 32k)
P95 P94 P93 P92 P91/PWM2 P90/PWM1 P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25 P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 V1 V2 V3 PB7/AN7 PB6/AN6 PB5/AN5 PB4/AN4 PB3/AN3/ PB2/AN2 PB1/AN1 PB0/AN0
Port 3
Port 1
Timer-A
10-bit PWM2
Port 8
Port 4
Timer-C
Timer-F
3/SEG4 4/SEG5 5/SEG6 7/SEG8 6/SEG7
Timer-G
Serial communication interface (SCI3)
Port 5
P60/SEG9 P61/SEG10 P62/SEG11 P63/SEG12 P64/SEG13 P65/SEG14 P66/SEG15 P67/SEG16 AVCC
Asynchronous counter (16 bit)
Port 6
WDT
Port B
LCD power supply
Port 7
A/D (10 bit)
LCD controller
1/TMIC
Note: If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user.
Large-current (25 mA/pin) high-voltage open-drain pin (7 V) Large-current (10 mA/pin) (H8/38024S Group only) Large-current (10 mA/pin) high-voltage open-drain pin (7 V) Large-current (10 mA/pin) (H8/38024S Group only) High-voltage (7 V) input pin (Except for H8/38024S Group)
Figure 1.1 Block Diagram
Rev. 4.00, 05/03, page 6 of 562
1.3
1.3.1
Pin Arrangement and Functions
Pin Arrangement
The H8/38024 Group and H8/38024S Group pin arrangements are shown in figures 1.2, 1.3, and 1.4. The bonding pad location diagram of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 is shown in figure 1.5. The bonding pad coordinates of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 are given in table 1.2. The bonding pad location diagram of the HCD64F38024, HCD64F38024R is shown in figure 1.6. The bonding pad coordinates of the HCD64F38024 are given in table 1.3. The bonding pad location diagram of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure 1.7. The bonding pad coordinates of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are given in table 1.4.
IRQAEC P95 P94 P93 P92 P91/PWM2 P90/PWM1 VSS VCC V1 V2 V3 PA0/COM1 PA1/COM2 PA2/COM3 PA3/COM4 P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
P30/UD P31/TMOFL P32/TMOFH P33 P34 P35 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/ 0 PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3/ 1/TMIC PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 FP-80A, TFP-80C (Top view) 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25 P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 P67/SEG16 P66/SEG15 P65/SEG14 P64/SEG13 P63/SEG12 P62/SEG11 P61/SEG10 P60/SEG9
AVCC P13/TMIG P14/ 4/ P16 P17/ 3/TMIF X1 X2 VSS=AVSS OSC2 OSC1 TEST
0/SEG1
1/SEG2
2/SEG3
3/SEG4
4/SEG5
5/SEG6
6/SEG7
Note: If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user.
Figure 1.2 Pin Arrangement (FP-80A, TFP-80C: Top View)
Rev. 4.00, 05/03, page 7 of 562
P50/ P51/ P52/ P53/ P54/ P55/ P56/ P57/
7/SEG8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
P31/TMOFL P30/UD IRQAEC P95 P94 P93 P92 P91/PWM2 P90/PWM1 VSS VCC V1 V2 V3 PA0/COM1 PA1/COM2 PA2/COM3 PA3/COM4 P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 P83/SEG28 P82/SEG27
P32/TMOFH P33 P34 P35 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/ 0 PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3/ 1/TMIC PB4/AN4 PB5/AN5 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 FP-80B (Top view) 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 P81/SEG26 P80/SEG25 P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 P67/SEG16 P66/SEG15 P65/SEG14 P64/SEG13 P63/SEG12 P62/SEG11
PB6/AN6 PB7/AN7 AVCC P13/TMIG P14/ 4/ P16 P17/ 3/TMIF X1 X2 VSS=AVSS OSC2 OSC1 TEST
0/SEG1
1/SEG2
2/SEG3
3/SEG4
4/SEG5
5/SEG6
6/SEG7
Note: If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user.
Figure 1.3 Pin Arrangement (FP-80B: Top View)
Rev. 4.00, 05/03, page 8 of 562
P50/ P51/ P52/ P53/ P54/ P55/ P56/ P57/
7/SEG8 P60/SEG9 P61/SEG10
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
D1
D2
D3
D4
D8
D9
D10
E1
E2
E3
TLP-85V (Top view) (Under development)
E8
E9
E10
F1
F2
F3
F8
F9
F10
G1
G2
G3
G8
G9
G10
H1
H2
H3
H4
H5
H6
H7
H8
H9
H10
J1
J2
J3
J4
J5
J6
J7
J8
J9
J10
K1
K2
K3
K4
K5
K6
K7
K8
K9
K10
Note: Pins are shown in transparent view.
Figure 1.4 Pin Arrangement (TLP-85V) [Under Development]
Rev. 4.00, 05/03, page 9 of 562
81 80
79 78
77 76
75 74
73 72
71 70
69 68
67 66
65 64
63 62
Type code 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 42 44 43 46 45 48 47 50 49 (0, 0) X 54 53 52 51 Y 56 55 58 57 60 59 61
22 23
24
26 25 27
28 29
30 31
32 33
34 35
36 37
38 39
40 41
Chip size: 3.99 mm 3.99 mm Voltage level on the back of the chip: GND
Figure 1.5 Bonding Pad Location Diagram of HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 (Top View)
Rev. 4.00, 05/03, page 10 of 562
Table 1.2
Bonding Pad Coordinates of HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020
Coordinates Coordinates Pad No. 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 Pad Name P84/SEG29 P85/SEG30 P86/SEG31 P87/SEG32 PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 V3 V2 V1 VCC VSS P90/PWM1 P91/PWM2 P92 P93 P94 P95 IRQAEC P30/UD P31/TMOFL P32/TMOFH P33 P34 P35 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/IRQ0 PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3/IRQ1/TMIC PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7 X (m) 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1782 1621 1084 948 810 673 536 311 176 38 -99 -234 -482 -614 -745 -878 -1008 -1148 -1621 -1782 Y (m) -1571 -1395 -1251 -1111 -970 -831 -691 -550 -410 -270 -131 10 150 293 489 685 880 1076 1274 1546 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 1872 X (m) -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1870 -1780 -1621 -1037 -896 -765 -635 -502 -371 -239 -108 23 156 287 419 550 682 833 1040 1621 1782 Y (m) 1546 1274 1058 909 759 608 475 304 173 -10 -150 -290 -425 -560 -695 -831 -966 -1101 -1236 -1379 -1561 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872 -1872
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
Pad Name AVCC P13/TMIG P14/IRQ4/ADTRG P16 P17/IRQ3/TMIF X1 X2 AVSS VSS OSC2 OSC1 TEST RES P50/WKP0/SEG1 P51/WKP1/SEG2 P52/WKP2/SEG3 P53/WKP3/SEG4 P54/WKP4/SEG5 P55/WKP5/SEG6 P56/WKP6/SEG7 P57/WKP7/SEG8 P60/SEG9 P61/SEG10 P62/SEG11 P63/SEG12 P64/SEG13 P65/SEG14 P66/SEG15 P67/SEG16 P70/SEG17 P71/SEG18 P72/SEG19 P73/SEG20 P74/SEG21 P75/SEG22 P76/SEG23 P77/SEG24 P80/SEG25 P81/SEG26 P82/SEG27 P83/SEG28
Notes: VSS Pads (No. 8 and 9) should be connected to power supply lines. TEST Pad (No. 12) should be connected to VSS. If the pad of these aren't connected to the power supply line, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is 5 m. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.
Rev. 4.00, 05/03, page 11 of 562
81 80
79 78
77 76
75 74
73
71 72 70
69 68
67 66
65 64
1 2 3 4 5 6 7 9 11 13 15 17 18 19 20 21 22 23 Type code 50 48 46 8 10 12 14 16 (0, 0) X Y 56 58 60 62
63
61
59
57
55 54 53 52 51 49 47 45 44 43 42
24 25
26 27
28 29
30 31
32 33
34 36 38 35 37 39
40 41
Chip size: 3.84 mm 4.24 mm Voltage level on the back of the chip: GND : NC pad
Figure 1.6 Bonding Pad Location Diagram of HCD64F38024, HCD64F38024R (Top View)
Rev. 4.00, 05/03, page 12 of 562
Table 1.3 Bonding Pad Coordinates of HCD64F38024, HCD64F38024R
Coordinates Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 Pad Name PB7/AN7 AVCC P13/TMIG P14/IRQ4/ADTRG P16 P17/IRQ3/TMIF X1 X2 AVSS VSS OSC2 OSC1 TEST RES P50/WKP0/SEG1 P51/WKP1/SEG2 P52/WKP2/SEG3 P53/WKP3/SEG4 P54/WKP4/SEG5 P55/WKP5/SEG6 P56/WKP6/SEG7 P57/WKP7/SEG8 P60/SEG9 P61/SEG10 P62/SEG11 P63/SEG12 P64/SEG13 P65/SEG14 P66/SEG15 P67/SEG16 P70/SEG17 P71/SEG18 P72/SEG19 P73/SEG20 P74/SEG21 P75/SEG22 P76/SEG23 P77/SEG24 P80/SEG25 P81/SEG26 P82/SEG27 X (m) -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1802 -1686 -1198 -1057 -916 -755 -625 -493 -352 -202 -69 72 213 330 459 583 730 937 1686 Y (m) 1904 1717 1443 1292 1157 1022 887 753 638 473 318 202 69 -63 -195 -355 -514 -674 -844 -1008 -1348 -1709 -1904 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 -1999 Pad No. 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 Pad Name P83/SEG28 P84/SEG29 P85/SEG30 P86/SEG31 P87/SEG32 PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 V3 V2 V1 VCC VSS P90/PWM1 P91/PWM2 P92 P93 P94 P95 IRQAEC P30/UD P31/TMOFL P32/TMOFH P33 P34 P35 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/IRQ0 PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3/IRQ1/TMIC PB4/AN4 PB5/AN5 PB6/AN6 Coordinates X (m) 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1802 1686 1222 1077 932 788 643 498 353 226 63 -82 -229 -404 -577 -751 -925 -1099 -1686 Y (m) -1898 -1750 -1594 -1454 -1296 -1182 -1068 -954 -840 -726 -534 -402 -267 -126 206 457 707 958 1209 1460 1710 1904 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999 1999
Notes: VSS Pads (No. 9 and 10) should be connected to power supply lines. TEST Pad (No. 13) should be connected to VSS. If the pad of these aren't connected to the power supply line, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is 5 m. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.
Rev. 4.00, 05/03, page 13 of 562
79 80 78
77 76
75 74
73 72
71 70
69 68
67 66
65 64
63 62
61
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 (0.0) X Y
60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
22 21 23
24 25
26 27
28 29
30 31
32 33
34 35
36 37
38 39
40
Chip size: 2.91 mm 2.91 mm Voltage level on the back of the chip: GND
Figure 1.7 Bonding Pad Location Diagram of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S (Top View)
Rev. 4.00, 05/03, page 14 of 562
Table 1.4
Bonding Pad Coordinates of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S
Coordinates Coordinates Pad No. 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 Pad Name P84/SEG29 P85/SEG30 P86/SEG31 P87/SEG32 PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 V3 V2 V1 VCC VSS P90/PWM1 P91/PWM2 P92 P93 P94 P95 IRQAEC P30/UD P31/TMOFL P32/TMOFH P33 P34 P35 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/IRQ0 PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3/IRQ1/TMIC PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7 X (m) 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1131 936 831 735 631 526 421 317 212 108 3 -101 -249 -362 -476 -589 -702 -791 -880 -1081 Y (m) -1121 -929 -820 -721 -610 -499 -388 -277 -189 -91 6 156 362 528 614 699 785 871 957 1147 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 1338 X (m) -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1121 -927 -805 -703 -593 -483 -372 -263 -166 -47 55 166 277 388 499 610 701 790 885 1076 Y (m) 1053 823 737 649 556 460 363 229 100 13 -74 -168 -265 -373 -481 -590 -698 -806 -892 -1091 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338 -1338
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Pad Name AVCC P13/TMIG P14/IRQ4/ADTRG P16 P17/IRQ3/TMIF X1 X2 VSS = AVSS OSC2 OSC1 TEST RES P50/WKP0/SEG1 P51/WKP1/SEG2 P52/WKP2/SEG3 P53/WKP3/SEG4 P54/WKP4/SEG5 P55/WKP5/SEG6 P56/WKP6/SEG7 P57/WKP7/SEG8 P60/SEG9 P61/SEG10 P62/SEG11 P63/SEG12 P64/SEG13 P65/SEG14 P66/SEG15 P67/SEG16 P70/SEG17 P71/SEG18 P72/SEG19 P73/SEG20 P74/SEG21 P75/SEG22 P76/SEG23 P77/SEG24 P80/SEG25 P81/SEG26 P82/SEG27 P83/SEG28
Note: Pad No. 11 (TEST) should be connected to VSS. If it is not connected, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is 5 m. The home-point position is the chip's center and the center is located at halfway between the upper and lower pads and the left and right pads.
Rev. 4.00, 05/03, page 15 of 562
1.3.2
Pin Functions
Table 1.5 outlines the pin functions of the H8/38024 Group. Table 1.5 Pin Functions
Pin No. Type Power source pins Symbol VCC Pad Pad Pad FP-80A TFP-80C FP-80B TLP-85V*4 No.*1 No.*2 No.*3 I/O 52 54 E8 53 54 52 Input Name and Functions Power supply: All VCC pins should be connected to the system power supply. Ground: All VSS pins should be connected to the system power supply (0 V). Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply. Analog ground: This is the A/D converter ground pin. It should be connected to the system power supply (0V). LCD power supply: These are the power supply pins for the LCD controller/driver.
VSS
8 (= AVSS) 53 1
10 D8 (= AVSS) E1 55 (= AVSS) 3 B1
9 54
10 55
8 53
Input
AVCC
1
2
1
Input
AVSS
8 (= VSS)
10 (= VSS)
E1 (= VSS)
8
9
8
Input
V1 V2 V3 Clock pins OSC1 OSC2
51 50 49 10 9
53 52 51 12 11
F9 E9 F8 F2 E3
52 51 50 11 10
53 52 51 12 11
51 50 49 10 9
Input
Input
These pins connect to a crystal or ceramic Output oscillator, or can be used to input an external clock. See section 4, Clock Pulse Generators, for a typical connection diagram. Input Output These pins connect to a 32.768-kHz or 38.4-kHz crystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram.
X1 X2
6 7
8 9
D3 D2
6 7
7 8
6 7
Rev. 4.00, 05/03, page 16 of 562
Pin No. Type System control Symbol RES Pad Pad Pad FP-80A TFP-80C FP-80B TLP-85V*4 No.*1 No.*2 No.*3 I/O 12 14 F3 13 14 12 Input Name and Functions Reset: When this pin is driven low, the chip is reset Test pin: This pin is reserved and cannot be used. It should be connected to VSS. IRQ interrupt request 0, 1, 3, and 4: These are input pins for edgesensitive external interrupts, with a selection of rising or falling edge Asynchronous event counter event signal: This is an interrupt input pin for enabling asynchronous event input. Wakeup interrupt request 7 to 0: These are input pins for rising or falling-edge-sensitive external interrupts. Asynchronous event counter event input: This is an event input pin for input to the asynchronous event counter. Timer C event input: This is an event input pin for input to the timer C counter. Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a down-counter when this pin is high, and as an upcounter when low. Timer F event input: This is an event input pin for input to the timer F counter.
TEST
11
13
E2
12
13
11
Input
Interrupt pins
IRQ0 IRQ1 IRQ3 IRQ4
72 76 5 3
74 78 7 5
C5 B3 D1 B2
73 77 5 3
74 78 6 4
72 76 5 3
Input
IRQAEC 60
62
C10
61
62
60
Input
WKP7 to 20 to 13 WKP0
22 to 15 H1, J1, H3, G1, H2, G2, F2, G3 70 69 A6 B7
21 to 22 to 14 15
20 to 13
Input
Timer pins
AEVL AEVH
68 67
69 68
70 69
68 67
Input
TMIC
76
78
B3
77
78
76
Input
UD
61
63
A9
62
63
61
Input
TMIF
5
7
D1
5
6
5
Input
Rev. 4.00, 05/03, page 17 of 562
Pin No. Type Timer pins Symbol TMOFL Pad Pad Pad FP-80A TFP-80C FP-80B TLP-85V*4 No.*1 No.*2 No.*3 I/O 62 64 A8 63 64 62 Name and Functions
Output Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function. Output Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function. Input Timer G capture input: This is an input pin for timer G input capture.
TMOFH
63
65
B9
64
65
63
TMIG
2
4
C1
2
3
2
10-bit PWM1 PWM pin PWM2
54 55
56 57
E10 D9
55 56
56 57
54 55
Output 10-bit PWM output: These are output pins for waveforms generated by the channel 1 and 2 10-bit PWMs. I/O Port 1: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1). Port 3: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 3 (PCR3). If the on-chip emulator is used, pins 33, 34, and 35 are reserved for the emulator and not available to the user.
I/O ports
P17 P16 P14 P13 P37 to P30
5 4 3 2 68 to 61
7 6 5 4
D1 C2 B2 C1
5 4 3 2
6 5 4 3
5 4 3 2 68 to 61
70 to 63 A6, B7 C7, A7 B8, B9 A8, A9
69 to 70 to 62 63
I/O
P43 P42 to P40
72 71 to 69
74
C5
73
74
72 71 to 69
Input I/O
Port 4 (bit 3): This is a 1bit input port. Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4). Port 5: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 5 (PCR5).
73 to 71 B6 B5 C6
72 to 73 to 70 71
P57 to P50
20 to 13
22 to 15 H1, J1 H3, G1 H2, G2 F1, G3
21 to 22 to 14 15
20 to 13
I/O
Rev. 4.00, 05/03, page 18 of 562
Pin No. Type I/O ports Symbol P67 to P60 Pad Pad Pad FP-80A TFP-80C FP-80B TLP-85V*4 No.*1 No.*2 No.*3 I/O 28 to 21 30 to 23 K5, J4 H4, K4 J3, J2 K3, K2 38 to 41 J8, J7 K6, H7 H6, J7 H6, J5 J6, H5 46 to 39 H9, J9 H10, J10 K8, K9 H8, K7 61 to 56 B10, C8 D10, C9 D9, E10 29 to 30 to 22 23 28 to 21 I/O Name and Functions Port 6: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 6 (PCR6). Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7). Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8).
P77 to P70
36 to 29
37 to 38 to 30 31
36 to 29
I/O
P87 to P80
44 to 37
45 to 46 to 38 39
44 to 37
I/O
P95 to P90
59 to 54
60 to 61 to 55 56
59 to 54
Output Port 9: This is a 6-bit output port. If the on-chip emulator is used, pin 95 is reserved for the emulator and not available to the user. In the case of the F-ZTAT version, pin 95 should not be left open in the user mode, and should instead be pulled up to high level. I/O Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA). Port B: This is an 8-bit input port.
PA3 to PA0
45 to 48
47 to 50 G10 G8 G9 F10 2, 1, A3, A2 80 to 75 C3, A4 B3, B4 A5, C4 72 B5
46 to 47 to 49 50
45 to 48
PB7 to PB0
80 to 73
81 to 1, 74 81 to 75 71 72
80 to 73
Input
Serial RXD32 communication (SCI) TXD32
70
70
Input
SCI3 receive data input: This is the SCI3 data input pin.
71
73
B6
72
73
71
Output SCI3 transmit data output: This is the SCI3 data output pin. I/O SCI3 clock I/O: This is the SCI3 clock I/O pin.
SCK32
69
71
C6
70
71
69
Rev. 4.00, 05/03, page 19 of 562
Pin No. Type Symbol Pad Pad Pad FP-80A TFP-80C FP-80B TLP-85V*4 No.*1 No.*2 No.*3 I/O 80 to 73 2, 1, A3, A2 80 to 75 C3, A4 B3, B4 A5, C4 5 B2 81 to 1, 74 81 to 75 3 4 80 to 73 Input Name and Functions Analog input channels 7 to 0: These are analog data input channels to the A/D converte. A/D converter trigger input: This is the external trigger input pin to the A/D converter.
A/D AN7 to converter AN0
ADTRG
3
3
Input
LCD COM4 to 45 to 48 controller/ COM1 driver SEG32 to 44 to 13 SEG1
47 to 50 G10, G8 G9, F10
46 to 47 to 49 50
45 to 48 44 to 13
Output LCD common output: These are the LCD common output pins. Output LCD segment output: These are the LCD segment output pins.
45 to 46 to 46 to 15 H9, J9, 15 H10, J10, 14 K8, K9, H8, K7, J8, J7, K6, H7, H6, J5, J6, H5, K5, J4, H4, K4, J3, J2, K3, K2, H1, J1, H3, G1, H2, G2, F1, G3 -- A1, A10, D4, K2, K10 -- --
NC
NC
--
--
--
NC pin
Notes: *1 Pad number for HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020. *2 Pad number for HCD64F38024 and HCD64F38024R. *3 Pad number for HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S. *4 The TLP-85V is under development.
Rev. 4.00, 05/03, page 20 of 562
Section 2 CPU
2.1 Overview
The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise instruction set is designed for high-speed operation. 2.1.1 Features
Features of the H8/300L CPU are listed below. * General-register architecture Sixteen 8-bit general registers, also usable as eight 16-bit general registers * Instruction set with 55 basic instructions, including: Multiply and divide instructions Powerful bit-manipulation instructions * Eight addressing modes Register direct Register indirect Register indirect with displacement Register indirect with post-increment or pre-decrement Absolute address Immediate Program-counter relative Memory indirect * 64-kbyte address space * High-speed operation All frequently used instructions are executed in two to four states High-speed arithmetic and logic operations 8- or 16-bit register-register add or subtract: 0.25 s* 8 x 8-bit multiply: 1.75 s* 16 / 8-bit divide: Note: * These values are at = 8 MHz. * Low-power operation modes SLEEP instruction for transfer to low-power operation 1.75 s*
Rev. 4.00, 05/03, page 21 of 562
2.1.2
Address Space
The H8/300L CPU supports an address space of up to 64 kbytes for storing program code and data. See section 2.8, Memory Map, for details of the memory map. 2.1.3 Register Configuration
Figure 2.1 shows the register structure of the H8/300L CPU. There are two groups of registers: the general registers and control registers.
General registers (Rn) 7 R0H R1H R2H R3H R4H R5H R6H R7H (SP) 07 R0L R1L R2L R3L R4L R5L R6L R7L SP: Stack pointer 0
Control registers (CR) 15 PC 76543210 CCR I U H U N Z V C 0 PC: Program counter CCR: Condition code register Carry flag Overflow flag Zero flag Negative flag Half-carry flag Interrupt mask bit User bit User bit
Figure 2.1 CPU Registers
Rev. 4.00, 05/03, page 22 of 562
2.2
2.2.1
Register Descriptions
General Registers
All the general registers can be used as both data registers and address registers. When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers. When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7). R7 also functions as the stack pointer (SP), used implicitly by hardware in exception processing and subroutine calls. When it functions as the stack pointer, as indicated in figure 2.2, SP (R7) points to the top of the stack.
Lower address side [H'0000] Unused area SP (R7) Stack area
Upper address side [H'FFFF]
Figure 2.2 Stack Pointer 2.2.2 Control Registers
The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR). Program Counter (PC) This 16-bit register indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).
Rev. 4.00, 05/03, page 23 of 562
Condition Code Register (CCR) This 8-bit register contains internal status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. These bits can be read and written by software (using the LDC, STC, ANDC, ORC, and XORC instructions). The N, Z, V, and C flags are used as branching conditions for conditional branching (Bcc) instructions. Bit 7--Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1 automatically at the start of exception handling. The interrupt mask bit may be read and written by software. For further details, see section 3.3, Interrupts. Bit 6--User Bit (U): Can be used freely by the user. Bit 5--Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise. The H flag is used implicitly by the DAA and DAS instructions. When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise. Bit 4--User Bit (U): Can be used freely by the user. Bit 3--Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction. Bit 2--Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result. Bit 1--Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times. Bit 0--Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: * Add instructions, to indicate a carry * Subtract instructions, to indicate a borrow * Shift and rotate instructions, to store the value shifted out of the end bit The carry flag is also used as a bit accumulator by bit manipulation instructions. Some instructions leave some or all of the flag bits unchanged. Refer to the H8/300L Series Programming Manual for the action of each instruction on the flag bits.
Rev. 4.00, 05/03, page 24 of 562
2.2.3
Initial Register Values
When the CPU is reset, the program counter (PC) is initialized to the value stored at address H'0000 in the vector table, and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. The stack pointer should be initialized by software, by the first instruction executed after a reset.
2.3
Data Formats
The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data. * Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand (n = 0, 1, 2, ..., 7). * All arithmetic and logic instructions except ADDS and SUBS can operate on byte data. * The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits x 8 bits), and DIVXU (16 bits / 8 bits) instructions operate on word data. * The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.
Rev. 4.00, 05/03, page 25 of 562
2.3.1
Data Formats in General Registers
Data of all the sizes above can be stored in general registers as shown in figure 2.3.
Data Type Register No.
7
Data Format
0
1-bit data
RnH
7
6
5
4
3
2
1
0
Don't care
7
0
1-bit data
RnL
Don't care
7
6
5
4
3
2
1
0
7
0 LSB
Byte data
RnH
MSB
Don't care
7
0 LSB
Byte data
RnL
Don't care
MSB
15
0 LSB
Word data
Rn
MSB
7
4 Upper digit
3 Lower digit
0
4-bit BCD data
RnH
Don't care
7
4 Upper digit
3 Lower digit
0
4-bit BCD data
RnL
Don't care
Notation: RnH: Upper byte of general register RnL: Lower byte of general register MSB: Most significant bit LSB: Least significant bit
Figure 2.3 Register Data Formats
Rev. 4.00, 05/03, page 26 of 562
2.3.2
Memory Data Formats
Figure 2.4 indicates the data formats in memory. The H8/300L CPU can access word data stored in memory (MOV.W instruction), but the word data must always begin at an even address. If word data starting at an odd address is accessed, the least significant bit of the address is regarded as 0, and the word data starting at the preceding address is accessed. The same applies to instruction codes.
Data Type Address Data Format
7
0
1-bit data Byte data
Address n Address n Even address Odd address Even address Odd address Even address Odd address
7
MSB
6
5
4
3
2
1
0
LSB
Word data
MSB
Upper 8 bits Lower 8 bits LSB
Byte data (CCR) on stack
MSB MSB
CCR CCR*
LSB LSB
Word data on stack
MSB LSB
CCR: Condition code register Note: * Ignored on return
Figure 2.4 Memory Data Formats When the stack is accessed using R7 as an address register, word access should always be performed. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.
Rev. 4.00, 05/03, page 27 of 562
2.4
2.4.1
Addressing Modes
Addressing Modes
The H8/300L CPU supports the eight addressing modes listed in table 2.1. Each instruction uses a subset of these addressing modes. Table 2.1
No. 1 2 3 4 5 6 7 8
Addressing Modes
Address Modes Register direct Register indirect Register indirect with displacement Register indirect with post-increment Register indirect with pre-decrement Absolute address Immediate Program-counter relative Memory indirect Symbol Rn @Rn @(d:16, Rn) @Rn+ @-Rn @aa:8 or @aa:16 #xx:8 or #xx:16 @(d:8, PC) @@aa:8
1. Register Direct--Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand. Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits x 8 bits), and DIVXU (16 bits / 8 bits) instructions have 16-bit operands. 2. Register Indirect--@Rn: The register field of the instruction specifies a 16-bit general register containing the address of the operand in memory. 3. Register Indirect with Displacement--@(d:16, Rn): The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address in memory. This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.
Rev. 4.00, 05/03, page 28 of 562
4. Register Indirect with Post-Increment or Pre-Decrement--@Rn+ or @-Rn: Register indirect with post-increment--@Rn+ The @Rn+ mode is used with MOV instructions that load registers from memory. The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even. Register indirect with pre-decrement--@-Rn The @-Rn mode is used with MOV instructions that store register contents to memory. The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even. 5. Absolute Address--@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory. The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses. For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535). 6. Immediate--#xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values. The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number. 7. Program-Counter Relative--@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number. 8. Memory Indirect--@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address. The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/300L Series, the lower end of the address area is also used as a vector area. See section 3.3, Interrupts, for details on the vector area. If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the
Rev. 4.00, 05/03, page 29 of 562
address preceding the specified address. See section 2.3.2, Memory Data Formats, for further information. 2.4.2 Effective Address Calculation
Table 2.2 shows how effective addresses are calculated in each of the addressing modes. Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6). Data transfer instructions can use all addressing modes except program-counter relative (7) and memory indirect (8). Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit absolute addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and BTST instructions) or 3-bit immediate addressing (6) can be used independently to specify a bit position in the operand.
Rev. 4.00, 05/03, page 30 of 562
No.
3 0 3 0
Addressing Mode and Instruction Format Effective Address Calculation Method rm
43 0
Effective Address (EA) rn
Table 2.2
1
Register direct, Rn
15
87
op
15 0
rm
Contents (16 bits) of register indicated by rm
15 43 0
rn
Operand is contents of registers indicated by rm/rn
0
2
Register indirect, @Rn
15
76
op
15 0
rm
3
Contents (16 bits) of register indicated by rm
15 43 0
Register indirect with displacement, @(d:16, Rn) rm disp
0
Effective Address Calculation
15
76
op
disp
15 0 15 0
4
43 0
Register indirect with post-increment, @Rn+ rm
Contents (16 bits) of register indicated by rm
15
76
op
15
1 or 2
0
Register indirect with pre-decrement, @ Rn
43 0
Contents (16 bits) of register indicated by rm
15
0
15
76
Rev. 4.00, 05/03, page 31 of 562
rm
op
Incremented or decremented by 1 if operand is byte size, 1 or 2 and by 2 if word size
No.
15 87
Addressing Mode and Instruction Format Effective Address Calculation Method H'FF
0
Effective Address (EA)
0
5
Absolute address @aa:8 abs
15 0
15
87
op
@aa:16 op
0
Rev. 4.00, 05/03, page 32 of 562
0
15
abs
6
Immediate #xx:8 IMM Operand is 1- or 2-byte immediate data
0
15
87
op
#xx:16 op
15
IMM
15 0
7
Program-counter relative @(d:8, PC)
PC contents
15
0
15
87
0
Sign extension
disp
op
disp
No.
Addressing Mode and Instruction Format Effective Address Calculation Method Effective Address (EA)
8
0
Memory indirect, @@aa:8
15
87
op
15 87 0
abs H'00
15
abs
0
Memory contents (16 bits)
Notation: rm, rn: Register field Operation field op: disp: Displacement IMM: Immediate data abs: Absolute address
Rev. 4.00, 05/03, page 33 of 562
2.5
Instruction Set
The H8/300L Series can use a total of 55 instructions, which are grouped by function in table 2.3. Table 2.3
Function Data transfer Arithmetic operations Logic operations Shift Bit manipulation Branch System control Block data transfer
Instruction Set
Instructions
1 1 MOV, PUSH* , POP*
Number 1 14 4 8 14 5 8 1 Total: 55
ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG AND, OR, XOR, NOT SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST 2 Bcc* , JMP, BSR, JSR, RTS RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP EEPMOV
Notes: *1 PUSH Rn is equivalent to MOV.W Rn, @-SP. POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language. *2 Bcc is a conditional branch instruction in which cc represents a condition code.
The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.
Rev. 4.00, 05/03, page 34 of 562
Notation Rd Rs Rn (EAd), (EAs), CCR N Z V C PC SP #IMM disp + - x / ~ :3 :8 :16 ( ), < > General register (destination) General register (source) General register Destination operand Source operand Condition code register N (negative) flag of CCR Z (zero) flag of CCR V (overflow) flag of CCR C (carry) flag of CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division AND logical OR logical Exclusive OR logical Move Logical negation (logical complement) 3-bit length 8-bit length 16-bit length Contents of operand indicated by effective address
Rev. 4.00, 05/03, page 35 of 562
2.5.1
Data Transfer Instructions
Table 2.4 describes the data transfer instructions. Figure 2.5 shows their object code formats. Table 2.4
Instruction MOV
Data Transfer Instructions
Size* B/W Function (EAs) Rd, Rs (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register. The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, and @Rn+ addressing modes are available for word data. The @aa:8 addressing mode is available for byte data only. The @-R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
POP
W
@SP+ Rn Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.
PUSH
W
Rn @-SP Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @-SP.
Notes: *
Size: Operand size B: Byte W: Word
Certain precautions are required in data access. See section 2.9.1, Notes on Data Access, for details.
Rev. 4.00, 05/03, page 36 of 562
15
8
7
0
MOV Rm Rn
op
15 8 7
rm
rn
0
op
15 8 7
rm
rn
0
@Rm
Rn
op disp
15 8 7
rm
rn
@(d:16, Rm)
Rn
0
op
15 8 7
rm
rn
0
@Rm+ Rn, or Rn @ Rm
op
15
rn
8 7
abs
0
@aa:8
Rn
op abs
15 8 7
rn
@aa:16
Rn
0
op
15
rn
8 7
IMM
0
#xx:8
Rn
op IMM
15 8 7
rn
#xx:16
Rn
0
op Notation: op: Operation field rm, rn: Register field disp: Displacement abs: Absolute address IMM: Immediate data
1
1
1
rn
PUSH, POP @SP+ Rn, or Rn @ SP
Figure 2.5 Data Transfer Instruction Codes
Rev. 4.00, 05/03, page 37 of 562
2.5.2
Arithmetic Operations
Table 2.5 describes the arithmetic instructions. Table 2.5
Instruction ADD SUB
Arithmetic Instructions
Size* B/W Function Rd Rs Rd, Rd + #IMM Rd Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.
ADDX SUBX
B
Rd Rs C Rd, Rd #IMM C Rd Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC DEC ADDS SUBS DAA DAS
B W B
Rd 1 Rd Increments or decrements a general register by 1. Rd 1 Rd, Rd 2 Rd Adds or subtracts 1 or 2 to or from a general register Rd decimal adjust Rd Decimal-adjusts (adjusts to 4-bit BCD) an addition or subtraction result in a general register by referring to the CCR
MULXU
B
Rd x Rs Rd Performs 8-bit x 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result
DIVXU
B
Rd / Rs Rd Performs 16-bit / 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder
CMP
B/W
Rd - Rs, Rd - #IMM Compares data in a general register with data in another general register or with immediate data, and indicates the result in the CCR. Word data can be compared only between two general registers.
NEG
B
0 - Rd Rd Obtains the two's complement (arithmetic complement) of data in a general register
Notes: *
Size: Operand size B: Byte W: Word
Rev. 4.00, 05/03, page 38 of 562
2.5.3
Logic Operations
Table 2.6 describes the four instructions that perform logic operations. Table 2.6
Instruction AND
Logic Operation Instructions
Size* B Function Rd Rs Rd, Rd #IMM Rd Performs a logical AND operation on a general register and another general register or immediate data
OR
B
Rd Rs Rd, Rd #IMM Rd Performs a logical OR operation on a general register and another general register or immediate data
XOR
B
Rd Rs Rd, Rd #IMM Rd Performs a logical exclusive OR operation on a general register and another general register or immediate data
NOT
B
~ Rd Rd Obtains the one's complement (logical complement) of general register contents
Notes: *
Size: Operand size B: Byte
2.5.4
Shift Operations
Table 2.7 describes the eight shift instructions. Table 2.7
Instruction SHAL SHAR SHLL SHLR ROTL ROTR ROTXL ROTXR Notes: *
Shift Instructions
Size* B B B B Size: Operand size B: Byte Function Rd shift Rd Performs an arithmetic shift operation on general register contents Rd shift Rd Performs a logical shift operation on general register contents Rd rotate Rd Rotates general register contents Rd rotate through carry Rd Rotates general register contents through the C (carry) bit
Rev. 4.00, 05/03, page 39 of 562
Figure 2.6 shows the instruction code format of arithmetic, logic, and shift instructions.
15 8 7 0
op
15 8 7
rm
rn
0
ADD, SUB, CMP, ADDX, SUBX (Rm) ADDS, SUBS, INC, DEC, DAA, DAS, NEG, NOT
0
op
15 8 7
rn
op
15 8 7
rm
rn
0
MULXU, DIVXU
op
15
rn
8 7
IMM
0
ADD, ADDX, SUBX, CMP (#XX:8)
op
15 8 7
rm
rn
0
AND, OR, XOR (Rm)
op
15
rn
8 7
IMM
0
AND, OR, XOR (#xx:8)
op Notation: op: Operation field rm, rn: Register field IMM: Immediate data
rn
SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR
Figure 2.6 Arithmetic, Logic, and Shift Instruction Codes
Rev. 4.00, 05/03, page 40 of 562
2.5.5
Bit Manipulations
Table 2.8 describes the bit-manipulation instructions. Figure 2.7 shows their object code formats. Table 2.8
Instruction BSET
Bit-Manipulation Instructions
Size* B Function 1 ( of ) Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR
B
0 ( of ) Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT
B
~ ( of ) ( of ) Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST
B
~ ( of ) Z Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND
B
C ( of ) C ANDs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIAND
B
C [~ ( of )] C ANDs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag. The bit number is specified by 3-bit immediate data.
BOR
B
C ( of ) C ORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIOR
B
C [~ ( of )] C ORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag. The bit number is specified by 3-bit immediate data.
Notes: *
Size: Operand size B: Byte
Rev. 4.00, 05/03, page 41 of 562
Instruction BXOR
Size* B
Function C ( of ) C XORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIXOR
B
C [~( of )] C XORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag. The bit number is specified by 3-bit immediate data.
BLD BILD
B B
( of ) C Copies a specified bit in a general register or memory to the C flag. ~ ( of ) C Copies the inverse of a specified bit in a general register or memory to the C flag. The bit number is specified by 3-bit immediate data.
BST BIST
B B
C ( of ) Copies the C flag to a specified bit in a general register or memory. ~ C ( of ) Copies the inverse of the C flag to a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data.
Notes: *
Size: Operand size B: Byte
Certain precautions are required in bit manipulation. See section 2.9.2, Notes on Bit Manipulation, for details.
Rev. 4.00, 05/03, page 42 of 562
BSET, BCLR, BNOT, BTST
15 8 7 0
op
15 8 7
IMM
rn
0
Operand: register direct (Rn) Bit No.: immediate (#xx:3) Operand: register direct (Rn) Bit No.: register direct (Rm)
0
op
15 8 7
rm
rn
op op
15 8 7
rn IMM
0 0
0 0
0 0
0 Operand: register indirect (@Rn) 0 Bit No.:
0
immediate (#xx:3)
op op
15 8 7
rn rm
0 0
0 0
0 0
0 Operand: register indirect (@Rn) 0 Bit No.:
0
register direct (Rm)
op op
15 8 7
abs IMM 0 0 0
Operand: absolute (@aa:8) 0 Bit No.:
0
immediate (#xx:3)
op op rm
abs 0 0 0
Operand: absolute (@aa:8) 0 Bit No.: register direct (Rm)
BAND, BOR, BXOR, BLD, BST
15 8 7 0
op
15 8 7
IMM
rn
0
Operand: register direct (Rn) Bit No.: immediate (#xx:3)
op op
15 8 7
rn IMM
0 0
0 0
0 0
0 Operand: register indirect (@Rn) 0 Bit No.:
0
immediate (#xx:3)
op op IMM
abs 0 0 0
Operand: absolute (@aa:8) 0 Bit No.: immediate (#xx:3)
Notation: op: Operation field rm, rn: Register field abs: Absolute address IMM: Immediate data
Figure 2.7 Bit Manipulation Instruction Codes
Rev. 4.00, 05/03, page 43 of 562
BIAND, BIOR, BIXOR, BILD, BIST
15 8 7 0
op
15 8 7
IMM
rn
0
Operand: register direct (Rn) Bit No.: immediate (#xx:3)
op op
15 8 7
rn IMM
0 0
0 0
0 0
0 Operand: register indirect (@Rn) 0 Bit No.:
0
immediate (#xx:3)
op op IMM
abs 0 0 0
Operand: absolute (@aa:8) 0 Bit No.: immediate (#xx:3)
Notation: op: Operation field rm, rn: Register field abs: Absolute address IMM: Immediate data
Figure 2.7 Bit Manipulation Instruction Codes (cont)
Rev. 4.00, 05/03, page 44 of 562
2.5.6
Branching Instructions
Table 2.9 describes the branching instructions. Figure 2.8 shows their object code formats. Table 2.9
Instruction Bcc
Branching Instructions
Size -- Function Branches to the designated address if condition cc is true. The branching conditions are given below. Mnemonic BRA (BT) BRN (BF) BHI BLS BCC (BHS) BCS (BLO) BNE BEQ BVC BVS BPL BMI BGE BLT BGT BLE Description Always (true) Never (false) High Low or same Carry clear (high or same) Carry set (low) Not equal Equal Overflow clear Overflow set Plus Minus Greater or equal Less than Greater than Less or equal Condition Always Never CZ=0 CZ=1 C=0 C=1 Z=0 Z=1 V=0 V=1 N=0 N=1 NV=0 NV=1 Z (N V) = 0 Z (N V) = 1
JMP BSR JSR RTS
-- -- -- --
Branches unconditionally to a specified address Branches to a subroutine at a specified address Branches to a subroutine at a specified address Returns from a subroutine
Rev. 4.00, 05/03, page 45 of 562
15
8
7
0
op
15
cc
8 7
disp
0
Bcc
op
15 8 7
rm
0
0
0
0
0
JMP (@Rm)
op abs
15 8 7 0
JMP (@aa:16)
op
15 8 7
abs
0
JMP (@@aa:8)
op
15 8 7
disp
0
BSR
op
15 8 7
rm
0
0
0
0
0
JSR (@Rm)
op abs
15 8 7 0
JSR (@aa:16)
op
15 8 7
abs
0
JSR (@@aa:8)
op Notation: op: Operation field cc: Condition field rm: Register field disp: Displacement abs: Absolute address
RTS
Figure 2.8 Branching Instruction Codes
Rev. 4.00, 05/03, page 46 of 562
2.5.7
System Control Instructions
Table 2.10 describes the system control instructions. Figure 2.9 shows their object code formats. Table 2.10 System Control Instructions
Instruction RTE SLEEP LDC Size* -- -- B Function Returns from an exception-handling routine Causes a transition from active mode to a power-down mode. See section 5, Power-Down Modes, for details. Rs CCR, #IMM CCR Moves immediate data or general register contents to the condition code register STC ANDC ORC XORC B B B B CCR Rd Copies the condition code register to a specified general register CCR #IMM CCR Logically ANDs the condition code register with immediate data CCR #IMM CCR Logically ORs the condition code register with immediate data CCR #IMM CCR Logically exclusive-ORs the condition code register with immediate data NOP Notes: * -- Size: Operand size B: Byte PC + 2 PC Only increments the program counter
Rev. 4.00, 05/03, page 47 of 562
15
8
7
0
op
15 8 7 0
RTE, SLEEP, NOP
op
15 8 7
rn
0
LDC, STC (Rn)
op
IMM
ANDC, ORC, XORC, LDC (#xx:8)
Notation: op: Operation field rn: Register field IMM: Immediate data
Figure 2.9 System Control Instruction Codes 2.5.8 Block Data Transfer Instruction
Table 2.11 describes the block data transfer instruction. Figure 2.10 shows its object code format. Table 2.11 Block Data Transfer Instruction
Instruction EEPMOV Size -- Function If R4L 0 then repeat until else next; Block transfer instruction. Transfers the number of data bytes specified by R4L from locations starting at the address indicated by R5 to locations starting at the address indicated by R6. After the transfer, the next instruction is executed. @R5+ @R6+ R4L - 1 R4L R4L = 0
Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, Notes on Use of the EEPMOV Instruction, for details.
Rev. 4.00, 05/03, page 48 of 562
15
8
7
0
op op Notation: op: Operation field
Figure 2.10 Block Data Transfer Instruction Code
Rev. 4.00, 05/03, page 49 of 562
2.6
Basic Operational Timing
CPU operation is synchronized by a system clock () or a subclock (SUB). For details on these clock signals see section 4, Clock Pulse Generators. The period from a rising edge of or SUB to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules. 2.6.1 Access to On-Chip Memory (RAM, ROM)
Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.
Bus cycle T1 state or
SUB
T2 state
Internal address bus
Address
Internal read signal Internal data bus (read access)
Read data
Internal write signal Internal data bus (write access)
Write data
Figure 2.11 On-Chip Memory Access Cycle
Rev. 4.00, 05/03, page 50 of 562
2.6.2
Access to On-Chip Peripheral Modules
On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits, so access is by byte size only. This means that for accessing word data, two instructions must be used. Figures 2.12 and 2.13 show the on-chip peripheral module access cycle. Two-state access to on-chip peripheral modules
Bus cycle T1 state or
SUB
T2 state
Internal address bus
Address
Internal read signal Internal data bus (read access)
Read data
Internal write signal Internal data bus (write access)
Write data
Figure 2.12 On-Chip Peripheral Module Access Cycle (2-State Access)
Rev. 4.00, 05/03, page 51 of 562
Three-state access to on-chip peripheral modules
Bus cycle T1 state or
SUB
T2 state
T3 state
Internal address bus Internal read signal Internal data bus (read access) Internal write signal Internal data bus (write access)
Address
Read data
Write data
Figure 2.13 On-Chip Peripheral Module Access Cycle (3-State Access)
Rev. 4.00, 05/03, page 52 of 562
2.7
2.7.1
CPU States
Overview
There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or mediumspeed) mode and subactive mode. In the program halt state there are a sleep (high-speed or medium-speed) mode, standby mode, watch mode, and sub-sleep mode. These states are shown in figure 2.14. Figure 2.15 shows the state transitions.
CPU state
Reset state The CPU is initialized Program execution state
Active (high speed) mode The CPU executes successive program instructions at high speed, synchronized by the system clock Active (medium speed) mode The CPU executes successive program instructions at reduced speed, synchronized by the system clock Subactive mode The CPU executes successive program instructions at reduced speed, synchronized by the subclock
Low-power modes
Program halt state A state in which some or all of the chip functions are stopped to conserve power
Sleep (high-speed) mode Sleep (medium-speed) mode
Standby mode
Watch mode
Subsleep mode
Exceptionhandling state A transient state in which the CPU changes the processing flow due to a reset or an interrupt Note: See section 5, Power-Down Modes, for details on the modes and their transitions.
Figure 2.14 CPU Operation States
Rev. 4.00, 05/03, page 53 of 562
Reset cleared Reset state Reset occurs Exception-handling state
Reset occurs
Reset occurs
Interrupt source occurs
Interrupt source occurs
Exceptionhandling complete
Program halt state SLEEP instruction executed
Program execution state
Figure 2.15 State Transitions 2.7.2 Program Execution State
In the program execution state the CPU executes program instructions in sequence. There are three modes in this state, two active modes (high speed and medium speed) and one subactive mode. Operation is synchronized with the system clock in active mode (high speed and medium speed), and with the subclock in subactive mode. See section 5, Power-Down Modes for details on these modes. 2.7.3 Program Halt State
In the program halt state there are five modes: two sleep modes (high speed and medium speed), standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes for details on these modes. 2.7.4 Exception-Handling State
The exception-handling state is a transient state occurring when exception handling is started by a reset or interrupt and the CPU changes its normal processing flow. In exception handling caused by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack. For details on interrupt handling, see section 3.3, Interrupts.
Rev. 4.00, 05/03, page 54 of 562
2.8
2.8.1
Memory Map
Memory Map
The memory map of the H8/38024 and H8/38024S are shown in figure 2.16(1), that of the H8/38023 and H8/38023S in figure 2.16(2), that of the H8/38022 and H8/38022S in figure 2.16(3), that of the H8/38021 and H8/38021S in figure 2.16(4), and that of the H8/38020 and H8/38020S in figure 2.16(5).
HD64F38024, HD64F38024R (flash memory version) H'0000 Interrupt vector area H'0029 H'002A 32 kbytes (32768 bytes) On-chip ROM H'7000 Firmware for on-chip emulator*1 H'7FFF Not used H'F020 H'F02B Internal I/O register Not used H'F740 H'F74F Not used H'F780 (Workarea for reprogramming flash memory: 1 kbyte)*2 On-chip RAM (2 kbytes) User area (1 kbyte) H'FF7F H'FF80 Internal I/O register (128 bytes) H'FFFF H'FFFF 1024 bytes H'FF7F H'FF80 Internal I/O register (128 bytes) Not used LCD RAM (16 bytes) H'F740 H'F74F LCD RAM (16 bytes) Not used H'7FFF H'0029 H'002A 32 kbytes (32768 bytes) HD64338024 (mask ROM version) HD64338024S (mask ROM version) HD64738024 (PROM version) H'0000 Interrupt vector area
On-chip ROM
H'FB7F H'FB80
H'FB80 On-chip RAM 1024 bytes
Notes: *1 Not available to the user if the on-chip emulator is used. *2 Used by the programming control program when programming flash memory. Also, not available to the user if the on-chip emulator is used.
Figure 2.16(1) H8/38024 and H8/38024S Memory Map
Rev. 4.00, 05/03, page 55 of 562
H'0000 Interrupt vector area H'0029 H'002A
24 kbytes On-chip ROM (24576 bytes)
H'5FFF
Not used
H'F740 LCD RAM (16 bytes) H'F74F Not used H'FB80
On-chip RAM
1024 bytes
H'FF7F H'FF80 Internal I/O registers (128 bytes) H'FFFF
Figure 2.16(2) H8/38023 and H8/38023S Memory Map
Rev. 4.00, 05/03, page 56 of 562
H'0000 Interrupt vector area H'0029 H'002A
16 kbytes On-chip ROM (16384 bytes)
H'3FFF
Not used
H'F740 LCD RAM (16 bytes) H'F74F Not used H'FB80
On-chip RAM
1024 bytes
H'FF7F H'FF80 Internal I/O registers (128 bytes) H'FFFF
Figure 2.16(3) H8/38022 and H8/38022S Memory Map
Rev. 4.00, 05/03, page 57 of 562
H'0000 Interrupt vector area H'0029 H'002A
12 kbytes On-chip ROM (12288 bytes)
H'2FFF
Not used
H'F740 LCD RAM (16 bytes) H'F74F Not used H'FD80
On-chip RAM
512 bytes
H'FF7F H'FF80 Internal I/O registers (128 bytes) H'FFFF
Figure 2.16(4) H8/38021 and H8/38021S Memory Map
Rev. 4.00, 05/03, page 58 of 562
H'0000 Interrupt vector area H'0029 H'002A
8 kbytes On-chip ROM (8192 bytes)
H'1FFF
Not used
H'F740 LCD RAM (16 bytes) H'F74F Not used H'FD80
On-chip RAM
512 bytes
H'FF7F H'FF80 Internal I/O registers (128 bytes) H'FFFF
Figure 2.16(5) H8/38020 and H8/38020S Memory Map
Rev. 4.00, 05/03, page 59 of 562
2.9
2.9.1
Application Notes
Notes on Data Access
1. Access to Empty Areas: The address space of the H8/300L CPU includes empty areas in addition to the RAM, registers, and ROM areas available to the user. If these empty areas are mistakenly accessed by an application program, the following results will occur. Data transfer from CPU to empty area: The transferred data will be lost. This action may also cause the CPU to misoperate. Data transfer from empty area to CPU: Unpredictable data is transferred. 2. Access to Internal I/O Registers: Internal data transfer to or from on-chip modules other than the ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur. Word access from CPU to I/O register area: Upper byte: Will be written to I/O register. Lower byte: Transferred data will be lost. Word access from I/O register to CPU: Upper byte: Will be written to upper part of CPU register. Lower byte: Unpredictable data will be written to lower part of CPU register. Byte size instructions should therefore be used when transferring data to or from I/O registers other than the on-chip ROM and RAM areas. Figure 2.17 shows the data size and number of states in which on-chip peripheral modules can be accessed.
Rev. 4.00, 05/03, page 60 of 562
Access States Word H'0000 H'0029 H'002A 32 kbytes On-chip ROM 2 Interrupt vector area (42 bytes) Byte
*1 H'7FFF Not used H'F020 H'F02B Internal I/O registers*3 Not used H'F740 H'F74F LCD RAM (16 bytes) Not used H'F780 H'FB7F *2 H'FB80 (1-kbyte work area for flash memory programming)*3 Internal RAM User Area H'FF7F H'FF80 Internal I/O registers (128 bytes) H'FFFF H'FF98 to H'FF9F H'FFA8 to H'FFAF 2 3 2 3 2 1024 bytes 2 2
2
2
Notes: The example of the H8/38024 is shown here. *1 This address is H'7FFF in the H8/38024 and H8/38024S (32-kbyte on-chip ROM), H'5FFF in the H8/38023 and H8/38023S (24-kbyte on-chip ROM), H'3FFF in the H8/38022 and H8/38022S (16-kbyte on-chip ROM), H'2FFF in the H8/38021 and H8/38021S (12-kbyte onchip ROM), H'1FFF in the H8/38020 and H8/38020S (8-kbyte on-chip ROM). *2 This address is H'FD80 in the H8/38021, H8/38021S, H8/38020, and H8/38020S (512 bytes of on-chip RAM). *3 Internal I/O registers with addresses from H'F020 to H'F02B and on-chip RAM with addresses from H'F780 to H'FB7F are installed on the HD64F38024 and HD64F38024R only. Attempting to access these addresses on products other than the HD64F38024 and HD64F38024R will result in access to an empty area.
Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules
Rev. 4.00, 05/03, page 61 of 562
2.9.2
Notes on Bit Manipulation
The BSET, BCLR, BNOT, BST, and BIST instructions read one byte of data, modify the data, then write the data byte again. Special care is required when using these instructions in cases where two registers are assigned to the same address, in the case of registers that include writeonly bits, and when the instruction accesses an I/O port.
Order of Operation 1 2 3 Read Modify Write Operation Read byte data at the designated address Modify a designated bit in the read data Write the altered byte data to the designated address
1. Bit manipulation in two registers assigned to the same address Example 1: timer load register and timer counter Figure 2.18 shows an example in which two timer registers share the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations take place.
Order of Operation 1 2 3 Read Modify Write Operation Timer counter data is read (one byte) The CPU modifies (sets or resets) the bit designated in the instruction The altered byte data is written to the timer load register
The timer counter is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer load register may be modified to the timer counter value.
Read Count clock Timer counter
Reload Write Timer load register
Internal data bus
Figure 2.18 Timer Configuration Example
Rev. 4.00, 05/03, page 62 of 562
Example 2: BSET instruction executed designating port 3 P37 and P36 are designated as input pins, with a low-level signal input at P37 and a high-level signal at P36. The remaining pins, P35 to P31, are output pins and output low-level signals. In this example, the BSET instruction is used to change pin P30 to high-level output. [A: Prior to executing BSET]
P37 Input/output Input Pin state PCR3 PDR3 0 1 P36 Input 0 0 P35 Output 1 0 P34 Output 1 0 P33 Output 1 0 P32 Output 1 0 P31 Output 1 0 P30 Output 1 0
Low level High level Low level Low level Low level Low level Low level Low level
[B: BSET instruction executed] BSET #0 , @PDR3 The BSET instruction is executed designating port 3.
[C: After executing BSET]
P37 Input/output Input Pin state PCR3 PDR3 0 0 P36 Input 0 1 P35 Output 1 0 P34 Output 1 0 P33 Output 1 0 P32 Output 1 0 P31 Output 1 0 P30 Output 1 1
Low level High level Low level Low level Low level Low level Low level High level
[D: Explanation of how BSET operates] When the BSET instruction is executed, first the CPU reads port 3. Since P37 and P36 are input pins, the CPU reads the pin states (low-level and high-level input). P35 to P30 are output pins, so the CPU reads the value in PDR3. In this example PDR3 has a value of H'80, but the value read by the CPU is H'40. Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finally, the CPU writes this value (H'41) to PDR3, completing execution of BSET. As a result of this operation, bit 0 in PDR3 becomes 1, and P30 outputs a high-level signal. However, bits 7 and 6 of PDR3 end up with different values. To avoid this problem, store a copy of the PDR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR3.
Rev. 4.00, 05/03, page 63 of 562
[A: Prior to executing BSET] MOV. B MOV. B MOV. B #80, R0L, R0L,
P37 Input/output Input Pin state PCR3 PDR3 RAM0 0 1 1
R0L @RAM0 @PDR3
P36 Input 0 0 0
The PDR3 value (H'80) is written to a work area in memory (RAM0) as well as to PDR3
P35 Output 1 0 0
P34 Output 1 0 0
P33 Output 1 0 0
P32 Output 1 0 0
P31 Output 1 0 0
P30 Output 1 0 0
Low level High level Low level Low level Low level Low level Low level Low level
[B: BSET instruction executed] BSET #0 , @RAM0 The BSET instruction is executed designating the PDR3 work area (RAM0).
[C: After executing BSET] MOV. B MOV. B @RAM0, R0L R0L, @PDR3
P37 Input/output Input Pin state PCR3 PDR3 RAM0 0 1 1 P36 Input 0 0 0
The work area (RAM0) value is written to PDR3.
P35 Output 1 0 0
P34 Output 1 0 0
P33 Output 1 0 0
P32 Output 1 0 0
P31 Output 1 0 0
P30 Output 1 1 1
Low level High level Low level Low level Low level Low level Low level High level
Rev. 4.00, 05/03, page 64 of 562
2. Bit manipulation in a register containing a write-only bit Example 3: BCLR instruction executed designating port 3 control register PCR3 As in the examples above, P37 and P36 are input pins, with a low-level signal input at P37 and a high-level signal at P36. The remaining pins, P35 to P30, are output pins that output low-level signals. In this example, the BCLR instruction is used to change pin P30 to an input port. It is assumed that a high-level signal will be input to this input pin. [A: Prior to executing BCLR]
P37 Input/output Input Pin state PCR3 PDR3 0 1 P36 Input 0 0 P35 Output 1 0 P34 Output 1 0 P33 Output 1 0 P32 Output 1 0 P31 Output 1 0 P30 Output 1 0
Low level High level Low level Low level Low level Low level Low level Low level
[B: BCLR instruction executed] BCLR #0 , @PCR3 The BCLR instruction is executed designating PCR3.
[C: After executing BCLR]
P37 Input/output Output Pin state PCR3 PDR3 1 1 P36 Output 1 0 P35 Output 1 0 P34 Output 1 0 P33 Output 1 0 P32 Output 1 0 P31 Output 1 0 P30 Input 0 0
Low level High level Low level Low level Low level Low level Low level High level
[D: Explanation of how BCLR operates] When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, this value (H'FE) is written to PCR3 and BCLR instruction execution ends. As a result of this operation, bit 0 in PCR3 becomes 0, making P30 an input port. However, bits 7 and 6 in PCR3 change to 1, so that P37 and P36 change from input pins to output pins. To avoid this problem, store a copy of the PCR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PCR3.
Rev. 4.00, 05/03, page 65 of 562
[A: Prior to executing BCLR] MOV. B MOV. B MOV. B #3F, R0L, R0L,
P37 Input/output Input Pin state PCR3 PDR3 RAM0 0 1 0
R0L @RAM0 @PCR3
P36 Input 0 0 0
The PCR3 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR3.
P35 Output 1 0 1
P34 Output 1 0 1
P33 Output 1 0 1
P32 Output 1 0 1
P31 Output 1 0 1
P30 Output 1 0 1
Low level High level Low level Low level Low level Low level Low level Low level
[B: BCLR instruction executed] BCLR #0 , @RAM0 The BCLR instruction is executed designating the PCR3 work area (RAM0).
[C: After executing BCLR] MOV. B MOV. B @RAM0, R0L R0L, @PCR3
P37 Input/output Input Pin state PCR3 PDR3 RAM0 0 1 0 P36 Input 0 0 0
The work area (RAM0) value is written to PCR3.
P35 Output 1 0 1
P34 Output 1 0 1
P33 Output 1 0 1
P32 Output 1 0 1
P31 Output 1 0 1
P30 Output 0 0 0
Low level High level Low level Low level Low level Low level Low level High level
Table 2.12 lists the pairs of registers that share identical addresses. Table 2.13 lists the registers that contain write-only bits.
Rev. 4.00, 05/03, page 66 of 562
Table 2.12 Registers with Shared Addresses
Register Name Timer counter C/Timer load register C Port data register 1* Port data register 3* Port data register 4* Port data register 5* Port data register 6* Port data register 7* Port data register 8* Port data register A* Abbreviation TCC/TLC PDR1 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDRA Address H'FFB5 H'FFD4 H'FFD6 H'FFD7 H'FFD8 H'FFD9 H'FFDA H'FFDB H'FFDD
Note: * Port data registers have the same addresses as input pins.
Table 2.13 Registers with Write-Only Bits
Register Name Port control register 1 Port control register 3 Port control register 4 Port control register 5 Port control register 6 Port control register 7 Port control register 8 Port control register A Timer control register F PWM1 control register PWM1 data register U PWM1 data register L PWM2 control register PWM2 data register U PWM2 data register L Event counter PWM data register H Event counter PWM data register L Abbreviation PCR1 PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PCRA TCRF PWCR1 PWDRU1 PWDRL1 PWCR2 PWDRU2 PWDRL2 ECPWDRH ECPWDRL Address H'FFE4 H'FFE6 H'FFE7 H'FFE8 H'FFE9 H'FFEA H'FFEB H'FFED H'FFB6 H'FFD0 H'FFD1 H'FFD2 H'FFCD H'FFCE H'FFCF H'FF8E H'FF8F
Rev. 4.00, 05/03, page 67 of 562
2.9.3
Notes on Use of the EEPMOV Instruction
* The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.
R5
R6
R5 + R4L
R6 + R4L
* When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.
R5 R6 R5 + R4L H'FFFF Not allowed
R6 + R4L
Rev. 4.00, 05/03, page 68 of 562
Section 3 Exception Handling
3.1 Overview
Exception handling is performed in the H8/38024 Group when a reset or interrupt occurs. Table 3.1 shows the priorities of these two types of exception handling. Table 3.1
Priority High
Exception Handling Types and Priorities
Exception Source Reset Interrupt Time of Start of Exception Handling Exception handling starts as soon as the reset state is cleared When an interrupt is requested, exception handling starts after execution of the present instruction or the exception handling in progress is completed
Low
3.2
3.2.1
Reset
Overview
A reset is the highest-priority exception. The internal state of the CPU and the registers of the onchip peripheral modules are initialized. 3.2.2 Reset Sequence
As soon as the RES pin goes low, all processing is stopped and the chip enters the reset state. To make sure the chip is reset properly, observe the following precautions. * At power on: Hold the RES pin low until the clock pulse generator output stabilizes. * Resetting during operation: Hold the RES pin low for at least 10 system clock cycles. Reset exception handling takes place as follows. * The CPU internal state and the registers of on-chip peripheral modules are initialized, with the I bit of the condition code register (CCR) set to 1. * The PC is loaded from the reset exception handling vector address (H'0000 to H'0001), after which the program starts executing from the address indicated in PC.
Rev. 4.00, 05/03, page 69 of 562
When system power is turned on or off, the RES pin should be held low. Figure 3.1 shows the reset sequence starting from RES input.
Reset cleared Program initial instruction prefetch Vector fetch Internal processing
Internal address bus Internal read signal Internal write signal Internal data bus (16-bit)
(1)
(2)
(2)
(3)
(1) Reset exception handling vector address (H'0000) (2) Program start address (3) First instruction of program
Figure 3.1 Reset Sequence 3.2.3 Interrupt Immediately after Reset
After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.W #xx: 16, SP).
Rev. 4.00, 05/03, page 70 of 562
3.3
3.3.1
Interrupts
Overview
The interrupt sources include 13 external interrupts (WKP7 to WKP0, IRQ4, IRQ3, IRQ1, IRQ0, IRQAEC) and 9 internal interrupts from on-chip peripheral modules. Table 3.2 shows the interrupt sources, their priorities, and their vector addresses. When more than one interrupt is requested, the interrupt with the highest priority is processed. The interrupts have the following features: * Internal and external interrupts can be masked by the I bit in CCR. When the I bit is set to 1, interrupt request flags can be set but the interrupts are not accepted. * IRQ4, IRQ3, IRQ1, IRQ0, and WKP7 to WKP0 can be set to either rising edge sensing or falling edge sensing, and IRQAEC can be set to either rising edge sensing, falling edge sensing, or both edge sensing.
Rev. 4.00, 05/03, page 71 of 562
Table 3.2
RES
Interrupt Sources and Their Priorities
Interrupt Reset IRQ0 IRQ1 IRQAEC IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 Timer A overflow Asynchronous event counter overflow Timer C overflow or underflow Timer FL compare match Timer FL overflow Timer FH compare match Timer FH overflow Timer G input capture Timer G overflow SCI3 transmit end SCI3 transmit data empty SCI3 receive data full SCI3 overrun error SCI3 framing error SCI3 parity error A/D conversion end Direct transfer Vector Number 0 4 5 6 7 8 9 Vector Address H'0000 to H'0001 H'0008 to H'0009 H'000A to H'000B H'000C to H'000D H'000E to H'000F H'0010 to H'0011 H'0012 to H'0013 Priority High
Interrupt Source Watchdog timer IRQ0 IRQ1 IRQAEC IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 Timer A Asynchronous event counter Timer C Timer FL Timer FH Timer G SCI3
11 12 13 14 15 16 18
H'0016 to H'0017 H'0018 to H'0019 H'001A to H'001B H'001C to H'001D H'001E to H'001F H'0020 to H'0021 H'0024 to H'0025
A/D (SLEEP instruction executed)
19 20
H'0026 to H'0027 H'0028 to H'0029 Low
Note: Vector addresses H'0002 to H'0007, H'0014 to H'0015, and H'0022 to H'0023 are reserved and cannot be used.
Rev. 4.00, 05/03, page 72 of 562
3.3.2
Interrupt Control Registers
Table 3.3 lists the registers that control interrupts. Table 3.3
Name IRQ edge select register Interrupt enable register 1 Interrupt enable register 2 Interrupt request register 1 Interrupt request register 2 Wakeup interrupt request register Wakeup edge select register
Interrupt Control Registers
Abbreviation IEGR IENR1 IENR2 IRR1 IRR2 IWPR WEGR R/W R/W R/W R/W R/W * R/W * R/W * R/W Initial Value -- -- -- -- -- H'00 H'00 Address H'FFF2 H'FFF3 H'FFF4 H'FFF6 H'FFF7 H'FFF9 H'FF90
Note: * Write is enabled only for writing of 0 to clear a flag.
1. IRQ Edge Select Register (IEGR)
Bit Initial value Read/Write 7 1 6 1 5 1 4 IEG4 0 R/W 3 IEG3 0 R/W W 2 1 IEG1 0 R/W 0 IEG0 0 R/W
IEGR is an 8-bit read/write register used to designate whether pins IRQ4, IRQ3, IRQ1, and IRQ0 are set to rising edge sensing or falling edge sensing. For the IRQAEC pin edge sensing specifications, see section 9.7, Asynchronous Event Counter (AEC). Bits 7 to 5: Reserved bits Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified. Bit 4: IRQ4 edge select (IEG4) Bit 4 selects the input sensing of the IRQ4 pin and ADTRG pin.
Bit 4 IEG4 0 1 Description Falling edge of IRQ4 and ADTRG pin input is detected Rising edge of IRQ4 and ADTRG pin input is detected (initial value)
Rev. 4.00, 05/03, page 73 of 562
Bit 3: IRQ3 edge select (IEG3) Bit 3 selects the input sensing of the IRQ3 pin and TMIF pin.
Bit 3 IEG3 0 1 Description Falling edge of IRQ3 and TMIF pin input is detected Rising edge of IRQ3 and TMIF pin input is detected (initial value)
Bit 2: Reserved bit Bit 2 is reserved: it can only be written with 0. Bit 1: IRQ1 edge select (IEG1) Bit 1 selects the input sensing of the IRQ1 pin and TMIC pin.
Bit 1 IEG1 0 1 Description Falling edge of IRQ1 and TMIC pin input is detected Rising edge of IRQ1 and TMIC pin input is detected (initial value)
Bit 0: IRQ0 edge select (IEG0) Bit 0 selects the input sensing of pin IRQ0.
Bit 0 IEG0 0 1 Description Falling edge of IRQ0 pin input is detected Rising edge of IRQ0 pin input is detected (initial value)
2. Interrupt Enable Register 1 (IENR1)
Bit Initial value Read/Write 7 IENTA 0 R/W W 6 5 IENWP 0 R/W 4 IEN4 0 R/W 3 IEN3 0 R/W 2 IENEC2 0 R/W 1 IEN1 0 R/W 0 IEN0 0 R/W
IENR1 is an 8-bit read/write register that enables or disables interrupt requests.
Rev. 4.00, 05/03, page 74 of 562
Bit 7: Timer A interrupt enable (IENTA) Bit 7 enables or disables timer A overflow interrupt requests.
Bit 7 IENTA 0 1 Description Disables timer A interrupt requests Enables timer A interrupt requests (initial value)
Bit 6: Reserved bit Bit 6 is reserved: it can only be written with 0. Bit 5: Wakeup interrupt enable (IENWP) Bit 5 enables or disables WKP7 to WKP0 interrupt requests.
Bit 5 IENWP 0 1 Description Disables WKP7 to WKP0 interrupt requests Enables WKP7 to WKP0 interrupt requests (initial value)
Bits 4 and 3: IRQ4 and IRQ3 interrupt enable (IEN4 and IEN3) Bits 4 and 3 enable or disable IRQ4 and IRQ3 interrupt requests.
Bit n IENn 0 1 Description Disables interrupt requests from pin IRQn Enables interrupt requests from pin IRQn (n = 4, 3) (initial value)
Bit 2: IRQAEC interrupt enable (IENEC2) Bit 2 enables or disables IRQAEC interrupt requests.
Bit 2 IENEC2 0 1 Description Disables IRQAEC interrupt requests Enables IRQAEC interrupt requests (initial value)
Rev. 4.00, 05/03, page 75 of 562
Bits 1 and 0: IRQ1 and IRQ0 interrupt enable (IEN1 and IEN0) Bits 1 and 0 enable or disable IRQ1 and IRQ0 interrupt requests.
Bit n IENn 0 1 Description Disables interrupt requests from pin IRQn Enables interrupt requests from pin IRQn (n = 1 or 0) (initial value)
3. Interrupt Enable Register 2 (IENR2)
Bit Initial value Read/Write 7 IENDT 0 R/W 6 IENAD 0 R/W 5 -- -- W 4 IENTG 0 R/W 3 0 R/W 2 0 R/W 1 IENTC 0 R/W 0 IENEC 0 R/W
IENTFH IENTFL
IENR2 is an 8-bit read/write register that enables or disables interrupt requests. Bit 7: Direct transfer interrupt enable (IENDT) Bit 7 enables or disables direct transfer interrupt requests.
Bit 7 IENDT 0 1 Description Disables direct transfer interrupt requests Enables direct transfer interrupt requests (initial value)
Bit 6: A/D converter interrupt enable (IENAD) Bit 6 enables or disables A/D converter interrupt requests.
Bit 6 IENAD 0 1 Description Disables A/D converter interrupt requests Enables A/D converter interrupt requests (initial value)
Bit 5: Reserved bit Bit 5 is reserved bit: it can only be written with 0.
Rev. 4.00, 05/03, page 76 of 562
Bit 4: Timer G interrupt enable (IENTG) Bit 4 enables or disables timer G input capture or overflow interrupt requests.
Bit 4 IENTG 0 1 Description Disables timer G interrupt requests Enables timer G interrupt requests (initial value)
Bit 3: Timer FH interrupt enable (IENTFH) Bit 3 enables or disables timer FH compare match and overflow interrupt requests.
Bit 3 IENTFH 0 1 Description Disables timer FH interrupt requests Enables timer FH interrupt requests (initial value)
Bit 2: Timer FL interrupt enable (IENTFL) Bit 2 enables or disables timer FL compare match and overflow interrupt requests.
Bit 2 IENTFL 0 1 Description Disables timer FL interrupt requests Enables timer FL interrupt requests (initial value)
Bit 1: Timer C interrupt enable (IENTC) Bit 1 enables or disables timer C overflow and underflow interrupt requests.
Bit 1 IENTC 0 1 Description Disables timer C interrupt requests Enables timer C interrupt requests (initial value)
Rev. 4.00, 05/03, page 77 of 562
Bit 0: Asynchronous event counter interrupt enable (IENEC) Bit 0 enables or disables asynchronous event counter interrupt requests.
Bit 0 IENEC 0 1 Description Disables asynchronous event counter interrupt requests Enables asynchronous event counter interrupt requests (initial value)
For details of SCI3 interrupt control, see section 10.2.6 Serial control register 3 (SCR3). 4. Interrupt Request Register 1 (IRR1)
Bit Initial value Read/Write 7 IRRTA 0 R/(W)* W 1 6 5 4 IRRI4 0 R/(W)* 3 IRRI3 0 R/(W)* 2 IRREC2 0 R/(W)* 1 IRRI1 0 R/(W)* 0 IRRI0 0 R/(W)*
Note: * Only a write of 0 for flag clearing is possible
IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer A, IRQAEC, IRQ4, IRQ3, IRQ1, or IRQ0 interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag. Bit 7: Timer A interrupt request flag (IRRTA)
Bit 7 IRRTA 0 1 Description Clearing conditions: When IRRTA = 1, it is cleared by writing 0 Setting conditions: When the timer A counter value overflows from H'FF to H'00 (initial value)
Bit 6: Reserved bit Bit 6 is reserved; it can only be written with 0. Bit 5: Reserved bit Bit 5 is reserved; it is always read as 1 and cannot be modified.
Rev. 4.00, 05/03, page 78 of 562
Bits 4 and 3: IRQ4 and IRQ3 interrupt request flags (IRRI4 and IRRI3)
Bit n IRRIn 0 1 Description Clearing conditions: When IRRIn = 1, it is cleared by writing 0 (initial value)
Setting conditions: When pin IRQn is designated for interrupt input and the designated signal edge is input (n = 4 or 3)
Bit 2: IRQAEC interrupt request flag (IRREC2)
Bit 2 IRREC2 0 1 Description Clearing conditions: When IRREC2 = 1, it is cleared by writing 0 (initial value)
Setting conditions: When pin IRQAEC is designated for interrupt input and the designated signal edge is input
Bits 1 and 0: IRQ1 and IRQ0 interrupt request flags (IRRI1 and IRRI0)
Bit n IRRIn 0 1 Description Clearing conditions: When IRRIn = 1, it is cleared by writing 0 (initial value)
Setting conditions: When pin IRQn is designated for interrupt input and the designated signal edge is input (n = 1 or 0)
Rev. 4.00, 05/03, page 79 of 562
5. Interrupt Request Register 2 (IRR2)
Bit Initial value Read/Write 7 IRRDT 0 R/(W)* 6 IRRAD 0 R/(W)* W 5 4 IRRTG 0 R/(W)* 3 0 R/(W)* 2 0 R/(W)* 1 IRRTC 0 R/(W)* 0 IRREC 0 R/(W)*
IRRTFH IRRTFL
Note: * Only a write of 0 for flag clearing is possible
IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a direct transfer, A/D converter, Timer G, Timer FH, Timer FL, Timer C, or asynchronous event counter interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag. Bit 7: Direct transfer interrupt request flag (IRRDT)
Bit 7 IRRDT 0 1 Description Clearing conditions: When IRRDT = 1, it is cleared by writing 0 (initial value)
Setting conditions: When a direct transfer is made by executing a SLEEP instruction while DTON = 1 in SYSCR2
Bit 6: A/D converter interrupt request flag (IRRAD)
Bit 6 IRRAD 0 1 Description Clearing conditions: When IRRAD = 1, it is cleared by writing 0 Setting conditions: When A/D conversion is completed and ADSF is cleared to 0 in ADSR (initial value)
Bit 5: Reserved bit Bit 5 is reserved: it can only be written with 0.
Rev. 4.00, 05/03, page 80 of 562
Bit 4: Timer G interrupt request flag (IRRTG)
Bit 4 IRRTG 0 1 Description Clearing conditions: When IRRTG = 1, it is cleared by writing 0 (initial value)
Setting conditions: When the TMIG pin is designated for TMIG input and the designated signal edge is input, and when TCG overflows while OVIE is set to 1 in TMG
Bit 3: Timer FH interrupt request flag (IRRTFH)
Bit 3 IRRTFH 0 1 Description Clearing conditions: When IRRTFH = 1, it is cleared by writing 0 (initial value)
Setting conditions: When TCFH and OCRFH match in 8-bit timer mode, or when TCF (TCFL, TCFH) and OCRF (OCRFL, OCRFH) match in 16-bit timer mode
Bit 2: Timer FL interrupt request flag (IRRTFL)
Bit 2 IRRTFL 0 1 Description Clearing conditions: When IRRTFL = 1, it is cleared by writing 0 Setting conditions: When TCFL and OCRFL match in 8-bit timer mode (initial value)
Bit 1: Timer C interrupt request flag (IRRTC)
Bit 1 IRRTC 0 1 Description Clearing conditions: When IRRTC = 1, it is cleared by writing 0 (initial value)
Setting conditions: When the timer C counter value overflows (from H'FF to H'00) or underflows (from H'00 to H'FF)
Rev. 4.00, 05/03, page 81 of 562
Bit 0: Asynchronous event counter interrupt request flag (IRREC)
Bit 0 IRREC 0 1 Description Clearing conditions: When IRREC = 1, it is cleared by writing 0 (initial value)
Setting conditions: When ECH overflows in 16-bit counter mode, or ECH or ECL overflows in 8-bit counter mode
6. Wakeup Interrupt Request Register (IWPR)
Bit Initial value Read/Write 7 IWPF7 0 R/(W)* 6 IWPF6 0 R/(W)* 5 IWPF5 0 R/(W)* 4 IWPF4 0 R/(W)* 3 IWPF3 0 R/(W)* 2 IWPF2 0 R/(W)* 1 IWPF1 0 R/(W)* 0 IWPF0 0 R/(W)*
Note: * Only a write of 0 for flag clearing is possible
IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When one of pins WKP7 to WKP0 is designated for wakeup input and a rising or falling edge is input at that pin, the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0. Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)
Bit n IWPFn 0 1 Description Clearing conditions: When IWPFn= 1, it is cleared by writing 0 (initial value)
Setting conditions: When pin WKPn is designated for wakeup input and a rising or falling edge is input at that pin (n = 7 to 0)
Rev. 4.00, 05/03, page 82 of 562
7. Wakeup Edge Select Register (WEGR)
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W
WKEGS7 WKEGS6 WKEGS5 WKEGS4 WKEGS3 WKEGS2 WKEGS1 WKEGS0
WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pins WKPn. WEGR is initialized to H'00 by a reset. Bit n: WKPn edge select (WKEGSn) Bit n selects WKPn pin input sensing.
Bit n WKEGSn 0 1 Description WKPn pin falling edge detected WKPn pin rising edge detected (n = 7 to 0) (initial value)
3.3.3
External Interrupts
There are 13 external interrupts: WKP7 to WKP0, IRQ4, IRQ3, IRQ1, IRQ0, and IRQAEC. 1. Interrupts WKP7 to WKP0 Interrupts WKP7 to WKP0 are requested by either rising or falling edge input to pins WKP7 to WKP0. When these pins are designated as pins WKP7 to WKP0 in port mode register 5 and a rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt. Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR. When WKP7 to WKP0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 9 is assigned to interrupts WKP7 to WKP0. All eight interrupt sources have the same vector number, so the interrupt-handling routine must discriminate the interrupt source.
Rev. 4.00, 05/03, page 83 of 562
2. Interrupts IRQ4, IRQ3, IRQ1 and IRQ0 Interrupts IRQ4, IRQ3, IRQ1, and IRQ0 are requested by input signals to pins IRQ4, IRQ3, IRQ1, and IRQ0. These interrupts are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG4, IEG3, IEG1, and IEG0 in IEGR. When these pins are designated as pins IRQ4, IRQ3, IRQ1, and IRQ0 in port mode register B, 2, and 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt. Recognition of these interrupt requests can be disabled individually by clearing bits IEN4, IEN3, IEN1, and IEN0 to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR. When IRQ4, IRQ3, IRQ1, and IRQ0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector numbers 8, 7, 5, and 4 are assigned to interrupts IRQ4, IRQ3, IRQ1, and IRQ0. The order of priority is from IRQ0 (high) to IRQ4 (low). Table 3.2 gives details. 3. IRQAEC Interrupt The IRQAEC interrupt is requested by an input signal to pin IRQAEC and IECPWM (output of PWM for AEC). When the IRQAEC input pin is to be used as an external interrupt, set ECPWME in AEGSR to 0. This interrupt is detected by rising edge, falling edge, or both edge sensing, depending on the settings of bits AIEGS1 and AIEGS0 in AEGSR. When bit IENEC2 in IENR1 is 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt. When IRQAEC interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 6 is assigned to the IRQAEC interrupt exception handling. Table 3.2 gives details. 3.3.4 Internal Interrupts
There are 9 internal interrupts that can be requested by the on-chip peripheral modules. When a peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1. Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 20 to 18 and 16 to 11 are assigned to these interrupts. Table 3.2 shows the order of priority of interrupts from on-chip peripheral modules.
Rev. 4.00, 05/03, page 84 of 562
3.3.5
Interrupt Operations
Interrupts are controlled by an interrupt controller. Figure 3.2 shows a block diagram of the interrupt controller. Figure 3.3 shows the flow up to interrupt acceptance.
Interrupt controller
External or internal interrupts
Priority decision logic
Interrupt request
External interrupts or internal interrupt enable signals
I
CCR (CPU)
Figure 3.2 Block Diagram of Interrupt Controller Interrupt operation is described as follows. * When an interrupt condition is met while the interrupt enable register bit is set to 1, an interrupt request signal is sent to the interrupt controller. * When the interrupt controller receives an interrupt request, it sets the interrupt request flag. * From among the interrupts with interrupt request flags set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (Refer to table 3.2 for a list of interrupt priorities.) * The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending. * If the interrupt request is accepted, after processing of the current instruction is completed, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.4. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
Rev. 4.00, 05/03, page 85 of 562
* The I bit of CCR is set to 1, masking further interrupts. * The vector address corresponding to the accepted interrupt is generated, and the interrupt handling routine located at the address indicated by the contents of the vector address is executed. Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in an interrupt request register, always do so while interrupts are masked (I = 1). 2. If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed.
Rev. 4.00, 05/03, page 86 of 562
Program execution state
IRRI0 = 1 Yes IEN0 = 1 Yes
No
No No
IRRI1 = 1 Yes IEN1 = 1 Yes
No No
IRRI2 = 1 Yes IEN2 = 1 Yes
No
IRRDT = 1 Yes IENDT = 1 Yes No
No
No
I=0 Yes PC contents saved CCR contents saved I 1
Branch to interrupt handling routine Notation: PC: Program counter CCR: Condition code register I bit of CCR I:
Figure 3.3 Flow up to Interrupt Acceptance
Rev. 4.00, 05/03, page 87 of 562
SP SP SP SP
4 3 2 1 Stack area
SP (R7) SP + 1 SP + 2 SP + 3 SP + 4
CCR CCR* PCH PCL Even address
SP (R7)
Prior to start of interrupt exception handling
Notation: PCH: Upper 8 bits of program counter (PC) Lower 8 bits of program counter (PC) PCL: CCR: Condition code register Stack pointer SP:
PC and CCR saved to stack
After completion of interrupt exception handling
Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine. 2. Register contents must always be saved and restored by word access, starting from an even-numbered address. * Ignored on return.
Figure 3.4 Stack State after Completion of Interrupt Exception Handling Figure 3.5 shows a typical interrupt sequence.
Rev. 4.00, 05/03, page 88 of 562
Interrupt is accepted
Interrupt level decision and wait for end of instruction Instruction prefetch Internal processing Stack access Vector fetch
Prefetch instruction of Internal interrupt-handling routine processing
Interrupt request signal
Internal address bus (1) (3) (5) (6)
(8)
(9)
Internal read signal
Internal write signal (2) (4) (1) (7) (9) (10)
Figure 3.5 Interrupt Sequence
Internal data bus (16 bits)
Rev. 4.00, 05/03, page 89 of 562
(1) Instruction prefetch address (Instruction is not executed. Address is saved as PC contents, becoming return address.) (2)(4) Instruction code (not executed) (3) Instruction prefetch address (Instruction is not executed.) (5) SP 2 (6) SP 4 (7) CCR (8) Vector address (9) Starting address of interrupt-handling routine (contents of vector) (10) First instruction of interrupt-handling routine
3.3.6
Interrupt Response Time
Table 3.4 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handler is executed. Table 3.4
Item Waiting time for completion of executing instruction* Saving of PC and CCR to stack Vector fetch Instruction fetch Internal processing Note: * Not including EEPMOV instruction.
Interrupt Wait States
States 1 to 13 4 2 4 4 Total 15 to 27
Rev. 4.00, 05/03, page 90 of 562
3.4
3.4.1
Application Notes
Notes on Stack Area Use
When word data is accessed in the LSI, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values. Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.6.
SP SP
PCH PC L
SP
R1L PC L
H'FEFC H'FEFD H'FEFF
BSR instruction SP set to H'FEFF
MOV. B R1L, @ R7 Contents of PCH are lost
Stack accessed beyond SP
Notation: PCH: Upper byte of program counter PCL: Lower byte of program counter R1L: General register R1L SP: Stack pointer
Figure 3.6 Operation when Odd Address is Set in SP When CCR contents are saved to the stack during interrupt exception handling or restored when RTE is executed, this also takes place in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.
Rev. 4.00, 05/03, page 91 of 562
3.4.2
Notes on Rewriting Port Mode Registers
When a port mode register is rewritten to switch the functions of external interrupt pins and when the value of ECPWME in AEGSR is rewritten to switch between selection/non-selection of IRQAEC, the following points should be observed. When an external interrupt pin function is switched by rewriting the port mode register that controls pins IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0, the interrupt request flag may be set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching pin functions. When the value of ECPWME in AEGSR that sets selection/non-selection of IRQAEC is rewritten, the interrupt request flag may be set to 1, even if a valid edge has not arrived on the selected IRQAEC or IECPWM (PWM output for AEC). Therefore, be sure to clear the interrupt request flag to 0 after switching the pin function. Table 3.5 shows the conditions under which interrupt request flags are set to 1 in this way.
Rev. 4.00, 05/03, page 92 of 562
Table 3.5
Conditions under which Interrupt Request Flag is Set to 1
Conditions When PMR1 bit IRQ4 is changed from 0 to 1 while pin IRQ4 is low and IEGR bit IEG4 = 0. When PMR1 bit IRQ4 is changed from 1 to 0 while pin IRQ4 is low and IEGR bit IEG4 = 1. IRRI3 When PMR1 bit IRQ3 is changed from 0 to 1 while pin IRQ3 is low and IEGR bit IEG3 = 0. When PMR1 bit IRQ3 is changed from 1 to 0 while pin IRQ3 is low and IEGR bit IEG3 = 1. IRREC2 When an edge as designated by AIEGS1 and AIEGS0 in AEGSR is detected because the values on the IRQAEC pin and of IECPWM at switching are different (e.g., when the rising edge has been selected and ECPWME in AEGSR is changed from 1 to 0 while pin IRQAEC is low and IECPWM = 1). When PMRB bit IRQ1 is changed from 0 to 1 while pin IRQ1 is low and IEGR bit IEG1 = 0. When PMRB bit IRQ1 is changed from 1 to 0 while pin IRQ1 is low and IEGR bit IEG1 = 1. IRRI0 When PMR2 bit IRQ0 is changed from 0 to 1 while pin IRQ0 is low and IEGR bit IEG0 = 0. When PMR2 bit IRQ0 is changed from 1 to 0 while pin IRQ0 is low and IEGR bit IEG0 = 1.
Interrupt Request Flags Set to 1 IRR1 IRRI4
IRRI1
IWPR
IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWPF0
When PMR5 bit WKP7 is changed from 0 to 1 while pin WKP7 is low. When PMR5 bit WKP6 is changed from 0 to 1 while pin WKP6 is low. When PMR5 bit WKP5 is changed from 0 to 1 while pin WKP5 is low. When PMR5 bit WKP4 is changed from 0 to 1 while pin WKP4 is low. When PMR5 bit WKP3 is changed from 0 to 1 while pin WKP3 is low. When PMR5 bit WKP2 is changed from 0 to 1 while pin WKP2 is low. When PMR5 bit WKP1 is changed from 0 to 1 while pin WKP1 is low. When PMR5 bit WKP0 is changed from 0 to 1 while pin WKP0 is low.
Figure 3.7 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag. When switching a pin function, mask the interrupt before setting the bit in the port mode register (or AEGSR). After accessing the port mode register (or AEGSR), execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag is executed immediately after the port mode register (or AEGSR) access without executing an intervening instruction, the flag will not be cleared.
Rev. 4.00, 05/03, page 93 of 562
An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3.5 do not occur. However, the procedure in Figure 3.7 is recommended because IECPWM is an internal signal and determining its value is complicated.
Interrupts masked. (Another possibility is to disable the relevant interrupt in interrupt enable register 1.)
CCR I bit
1
Set port mode register (or AEGSR) bit Execute NOP instruction Clear interrupt request flag to 0 After setting the port mode register (or AEGSR) bit, first execute at least one instruction (e.g., NOP), then clear the interrupt request flag to 0
CCR I bit
0
Interrupt mask cleared
Figure 3.7 Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing Procedure 3.4.3 Method for Clearing Interrupt Request Flags
Use the recommended method, given below when clearing the flags of interrupt request registers (IRR1, IRR2, IWPR). * Recommended method Use a single instruction to clear flags. The bit control instruction and byte-size data transfer instruction can be used. Two examples of program code for clearing IRRI1 (bit 1 of IRR1) are given below. BCLR #1, @IRR1:8 MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101) * Example of a malfunction When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction. Here is an example in which IRRI0 is cleared and disabled in the process of clearing IRRI1 (bit 1 of IRR1).
Rev. 4.00, 05/03, page 94 of 562
MOV.B @IRR1:8,R1L ......... IRRI0 = 0 at this time AND.B #B'11111101,R1L ..... Here, IRRI0 = 1 MOV.B R1L,@IRR1:8 ......... IRRI0 is cleared to 0 In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B instruction is executing. The IRQ0 interrupt is disabled because, although the original objective is clearing IRRI1, IRRI0 is also cleared.
Rev. 4.00, 05/03, page 95 of 562
Rev. 4.00, 05/03, page 96 of 562
Section 4 Clock Pulse Generators
4.1 Overview
Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider. 4.1.1 Block Diagram
Figure 4.1 shows a block diagram of the clock pulse generators.
OSC/2
OSC 1 OSC 2
System clock oscillator
OSC
(fOSC)
System clock divider (1/2)
OSC/128
System clock divider
W /2 W /4 W /8
OSC/64 OSC/32 OSC/16
Prescaler S (13 bits)
System clock pulse generator X1 X2 Subclock oscillator
W
/2 to /8192
W
(fW)
Subclock divider (1/2, 1/4, 1/8)
SUB
W /2 W /4 W /8
Subclock pulse generator
Prescaler W (5 bits)
to
W /128
Figure 4.1 Block Diagram of Clock Pulse Generators 4.1.2 System Clock and Subclock
The basic clock signals that drive the CPU and on-chip peripheral modules are and SUB. Four of the clock signals have names: is the system clock, SUB is the subclock, OSC is the oscillator clock, and W is the watch clock. The clock signals available for use by peripheral modules are /2, /4, /8, /16, /32, /64, /128, /256, /512, /1024, /2048, /4096, /8192, W, W/2, W/4, W/8, W/16, W/32, W/64, and W/128. The clock requirements differ from one module to another.
Rev. 4.00, 05/03, page 97 of 562
4.2
System Clock Generator
Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic oscillator, or by providing external clock input. 1. Connecting a crystal oscillator Figure 4.2 shows a typical method of connecting a crystal oscillator.
C1 OSC1 Rf OSC2 C2
Rf = 1 M
20% Crystal oscillator NDK C1, C2 Recommendation value 12 pF 20%
Frequency 4.19 MHz
Figure 4.2 Typical Connection to Crystal Oscillator Figure 4.3 shows the equivalent circuit of a crystal oscillator. An oscillator having the characteristics given in table 4.1 should be used.
CS LS OSC 1 RS OSC 2
C0
Figure 4.3 Equivalent Circuit of Crystal Oscillator Table 4.1 Crystal Oscillator Parameters
4.193 100 16
Frequency (MHz) RS max () C0 max (pF)
Rev. 4.00, 05/03, page 98 of 562
2. Connecting a ceramic oscillator Figure 4.4 shows a typical method of connecting a ceramic oscillator.
OSC 1 OSC 2 Rf
C1
Rf = 1 M
20% Ceramic oscillator Murata C1, C 2 Recommendation value 30 pF 10%
Frequency C2 4.0 MHz
Figure 4.4 Typical Connection to Ceramic Oscillator 3. Notes on board design When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points. Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 4.5.) The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC1 and OSC2.
To be avoided
Signal A Signal B
C1 OSC 1
OSC 2 C2
Figure 4.5 Board Design of Oscillator Circuit Note: The circuit parameters above are recommended by the crystal or ceramic oscillator manufacturer. The circuit parameters are affected by the crystal or ceramic oscillator and floating capacitance when designing the board. When using the oscillator, consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.
Rev. 4.00, 05/03, page 99 of 562
4. External clock input method Connect an external clock signal to pin OSC1, and leave pin OSC2 open. Figure 4.6 shows a typical connection.
OSC1 OSC2 Open
External clock input
Figure 4.6 External Clock Input (Example)
Frequency Duty cycle Oscillator Clock (OSC) 45% to 55%
Rev. 4.00, 05/03, page 100 of 562
4.3
Subclock Generator
1. Connecting a 32.768 kHz/38.4 kHz crystal oscillator Clock pulses can be supplied to the subclock divider by connecting a 32.768 kHz/38.4 kHz crystal oscillator, as shown in figure 4.7. Follow the same precautions as noted under 3. notes on board design for the system clock in section 4.2.
C1 X1 X2 C2
C1 = C 2 = 15 pF (typ.) Frequency 38.4 kHz Crystal oscillator Products Name MX73P
32.768 kHz Nihon Denpa Kogyo
Seiko Instrument Inc. VTC-200
Figure 4.7 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subclock) Figure 4.8 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator.
CS LS X1 RS X2
C0
C0 = 1.5 pF typ RS = 14 k typ f W = 32.768 kHz/38.4 kHz
Figure 4.8 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator
Rev. 4.00, 05/03, page 101 of 562
2. Pin connection when not using subclock When the subclock is not used, connect pin X1 to GND and leave pin X2 open, as shown in figure 4.9.
X1 X2
GND Open
Figure 4.9 Pin Connection when not Using Subclock 3. External clock input Connect the external clock to the X1 pin and leave the X2 pin open, as shown in figure 4.10.
X1
External clock input
X2
Open
Figure 4.10 Pin Connection when Inputting External Clock
Frequency Duty Subclock (w) 45% to 55%
Rev. 4.00, 05/03, page 102 of 562
4.4
Prescalers
The H8/38024 Group is equipped with two on-chip prescalers having different input clocks (prescaler S and prescaler W). Prescaler S is a 13-bit counter using the system clock () as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules. Prescaler W is a 5-bit counter using a 32.768 kHz or 38.4 kHz signal divided by 4 (W/4) as its input clock. Its prescaled outputs are used by timer A as a time base for timekeeping. 1. Prescaler S (PSS) Prescaler S is a 13-bit counter using the system clock () as its input clock. It is incremented once per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read or write prescaler S. The output from prescaler S is shared by timer A, timer F, SCI3, the A/D converter, the LCD controller, and the 10-bit PWM. The divider ratio can be set separately for each on-chip peripheral function. In active (medium-speed) mode the clock input to prescaler S is osc/16, osc/32, osc/64, or osc/128. 2. Prescaler W (PSW) Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 (W/4) as its input clock. Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state. Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins X1 and X2. Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode register A (TMA). Output from prescaler W can be used to drive timer A, in which case timer A functions as a time base for timekeeping.
Rev. 4.00, 05/03, page 103 of 562
4.5
Note on Oscillators
Oscillator characteristics are closely related to board design and should be carefully evaluated by the user in mask ROM and ZTATTM versions, referring to the examples shown in this section. Oscillator circuit constants will differ depending on the oscillator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the oscillator element manufacturer. Design the circuit so that the oscillator element never receives voltages exceeding its maximum rating.
P17 X1 X2 Vss OSC2 OSC1 TEST (Vss)
Figure 4.11 Example of Crystal and Ceramic Oscillator Element Arrangement Figure 4.12 (1) shows an example measuring circuit with the negative resistance suggested by the oscillator manufacturer. Note that if the negative resistance of the circuit is less than that suggested by the oscillator manufacturer, it may be difficult to start the main oscillator. If it is determined that oscillation is not occurring because the negative resistance is lower than the level suggested by the oscillator manufacturer, the circuit may be modified as shown in figure 4.12 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance should be decided based upon an evaluation of factors such as the negative resistance and the frequency deviation.
Rev. 4.00, 05/03, page 104 of 562
Modification point OSC1 C1 Rf OSC2 C2 Negative resistance, addition of R C2 C1 Rf OSC2 OSC1
(1) Negative Resistance Measuring Circuit
(2) Oscillator Circuit Modification Suggestion 1
Modification point
Modification point OSC1 C1 Rf C1
C3 OSC1 Rf OSC2 C2 OSC2
C2
(3) Oscillator Circuit Modification Suggestion 2
(4) Oscillator Circuit Modification Suggestion 3
Figure 4.12 Negative Resistance Measurement and Circuit Modification Suggestions 4.5.1 Definition of Oscillation Stabilization Wait Time
Figure 4.13 shows the oscillation waveform (OSC2), system clock (), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator. As shown in figure 4.13, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation stabilization time and wait time) is required.
Rev. 4.00, 05/03, page 105 of 562
1. Oscillation stabilization time (trc) The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes. 2. Wait time The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized. The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)).
Oscillation waveform (OSC2)
System clock () Oscillation stabilization time Wait time
Operating mode
Standby mode, watch mode, or subactive mode
Oscillation stabilization wait time
Active (high-speed) mode or active (medium-speed) mode
Interrupt accepted
Figure 4.13 Oscillation Stabilization Wait Time When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when an oscillator element is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the time from the point at which this oscillation waveform starts to change until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes--that is, the oscillation stabilization time--is required.
Rev. 4.00, 05/03, page 106 of 562
The oscillation stabilization time in the case of these state transitions is the same as the oscillation stabilization time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation stabilization time trc" in the AC characteristics. Meanwhile, once the system clock has halted, a wait time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally. Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation stabilization time and wait time. This total time is called the oscillation stabilization wait time, and is expressed by equation (1) below. Oscillation stabilization wait time = oscillation stabilization time + wait time = trc + (8 to 16,384 states) ................. (1)
Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding on the oscillation stabilization wait time. In particular, since the oscillation stabilization time is affected by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the oscillator element manufacturer. 4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element) When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual crystal oscillator element characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer. If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time. For example, if erroneous operation occurs with a wait time setting of 16 states, check the operation with a wait time setting of 1,024 states or more. If the same kind of erroneous operation occurs after a reset as after a state transition, hold the RES pin low for a longer period.
Rev. 4.00, 05/03, page 107 of 562
Rev. 4.00, 05/03, page 108 of 562
Section 5 Power-Down Modes
5.1 Overview
The LSI has nine modes of operation after a reset. These include eight power-down modes, in which power dissipation is significantly reduced. Table 5.1 gives a summary of the nine operating modes. Table 5.1 Operating Modes
Description The CPU and all on-chip peripheral functions are operable on the system clock in high-speed operation The CPU and all on-chip peripheral functions are operable on the system clock in low-speed operation The CPU is operable on the subclock in low-speed operation The CPU halts. On-chip peripheral functions are operable on the system clock The CPU halts. On-chip peripheral functions operate at a frequency of 1/128, 1/64, 1/32, or 1/16 of the system clock frequency The CPU halts. The time-base function of timer A, timer C, timer F, timer G, SCI3, AEC, and LCD controller/driver are operable on the subclock The CPU halts. The time-base function of timer A, timer F, AEC and LCD controller/driver are operable on the subclock The CPU and all on-chip peripheral functions halt Individual on-chip peripheral functions specified by software enter standby mode and halt
Operating Mode Active (high-speed) mode Active (medium-speed) mode Subactive mode Sleep (high-speed) mode Sleep (medium-speed) mode
Subsleep mode
Watch mode Standby mode Module standby mode
Of these nine operating modes, all but the active (high-speed) mode are power-down modes. In this section the two active modes (high-speed and medium speed) will be referred to collectively as active mode.
Rev. 4.00, 05/03, page 109 of 562
Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates the internal states in each mode.
Program execution state Active (high-speed) mode SLEEP instruction*a
*3
Reset state
Program halt state Sleep (high-speed) mode
Program halt state
P *d EE n SL uctio r t ins
*4
Standby mode
SL instr EEP uctio *d n
*4
ins SLEE tru ctio P n *e
Active (medium-speed) mode
P EE tion SL ruc st inin SL st E ru EP ct io n *b SLEEP instruction*b
*3
*a
SLEEP instruction*g
SLEEP instruction*f
Sleep (medium-speed) mode
SLEEP instruction*h
*1
*1
SLEEP instruction*i
*e EP n LE ctio S ru st in
Watch mode
SLEEP instruction*e
*1
Subactive mode
ins SLEE tru P cti on *j ins SLE tru EP ctio n *i
SLEEP instruction*c
*2
Subsleep mode
Power-down modes Mode Transition Conditions (1) LSON MSON SSBY TMA3 DTON *a *b *c *d *e *f *g *h *i *j 0 0 1 0 * 0 0 0 1 0 0 1 * * * 0 1 1 * 0 0 0 0 1 1 0 0 1 1 1 * * 1 0 1 * * 1 1 1 0 0 0 0 0 1 1 1 1 1 *1 *2 Mode Transition Conditions (2) Interrupt Sources Timer A, Timer F, Timer G interrupt, IRQ0 interrupt, WKP7 to WKP0 interrupts Timer A, Timer C, Timer F, Timer G, SCI3 interrupt, IRQ4, IRQ3, IRQ1 and IRQ0 interrupts, IRQAEC, WKP7 to WKP0 interrupts, AEC All interrupts IRQ1 or IRQ0 interrupt, WKP7 to WKP0 interrupts
*3 *4
*: Don't care Notes: 1. A transition between different modes cannot be made to occur simply because an interrupt request is generated. Make sure that interrupt handling is performed after the interrupt is accepted. 2. Details on the mode transition conditions are given in the explanations of each mode, in sections 5.2 to 5.8.
Figure 5.1 Mode Transition Diagram
Rev. 4.00, 05/03, page 110 of 562
Table 5.2
Internal State in Each Operating Mode
Active Mode Sleep Mode HighSpeed MediumSpeed Watch Mode Subactive Mode Halted Functions Functions Subsleep Mode Halted Functions Halted Retained Standby Mode Halted Functions Halted Retained Retained* Functions Functions Functions Functions Functions 6 Retained* Functions Functions Functions Retained*
6 1
Function System clock oscillator Subclock oscillator CPU Instructions operations RAM Registers I/O ports External interrupts IRQ0 IRQ1 IRQAEC IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 Peripheral functions
HighSpeed
MediumSpeed
Functions Functions Functions Functions Halted Functions Functions Functions Functions Functions Functions Functions Halted Retained Halted Retained Halted Retained
Functions Functions Functions Functions Functions
Functions
Functions
Functions
Functions Functions Functions Functions Functions* Functions* 8 Asynchronous Functions* Functions event counter Timer A
5
5
Functions* Functions
5
Retained Functions* Retained
8
Timer C WDT Timer F Timer G SCI3 PWM A/D converter LCD
Retained
Functions/ 2 Retained* Functions/ 7 Retained*
Functions/ 2 Retained* Retained Functions/ 9 Retained* Functions/ 3 Retained* Retained Retained Functions/ Retained*4
Functions/ 9 Retained* Reset Retained Retained Functions/ Retained*4
Functions/ 9 Retained* Functions/ 3 Retained* Retained Retained Functions/ Retained*4
Retained Reset Retained Retained Retained
Notes: *1 Register contents are retained, but output is high-impedance state. Port 5 of the HD64F38024 retains the previous pin state. *2 Functions if an external clock or the W /4 internal clock is selected; otherwise halted and retained. *3 Functions if W /2 is selected as the internal clock; otherwise halted and retained. *4 Functions if W , W /2 or W /4 is selected as the operating clock; otherwise halted and retained. *5 Functions if the timekeeping time-base function is selected. *6 External interrupt requests are ignored. Interrupt request register contents are not altered. *7 Functions if W /32 is selected as the internal clock; otherwise halted and retained. *8 Incrementing is possible, but interrupt generation is not. *9 Functions if W /4 is selected as the internal clock; otherwise halted and retained.
Rev. 4.00, 05/03, page 111 of 562
5.1.1
System Control Registers
The operation mode is selected using the system control registers described in table 5.3. Table 5.3
Name System control register 1 System control register 2
System Control Registers
Abbreviation SYSCR1 SYSCR2 R/W R/W R/W Initial Value H'07 H'F0 Address H'FFF0 H'FFF1
1. System control register 1 (SYSCR1)
Bit Initial value Read/Write 7 SSBY 0 R/W 6 STS2 0 R/W 5 STS1 0 R/W 4 STS0 0 R/W 3 LSON 0 R/W 1 2 1 MA1 1 R/W 0 MA0 1 R/W
SYSCR1 is an 8-bit read/write register for control of the power-down modes. Upon reset, SYSCR1 is initialized to H'07. Bit 7: Software standby (SSBY) This bit designates transition to standby mode or watch mode.
Bit 7 SSBY 0 Description * * 1 * * When a SLEEP instruction is executed in active mode, a transition is made to sleep mode (initial value)
When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode
Rev. 4.00, 05/03, page 112 of 562
Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0) These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode or watch mode to active mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation stabilization time.
Bit 6 STS2 0 0 0 0 1 1 1 1 Bit 5 STS1 0 0 1 1 0 0 1 1 Bit 4 STS0 0 1 0 1 0 1 0 1 Description Wait time = 8,192 states Wait time = 16,384 states Wait time = 1,024 states Wait time = 2,048 states Wait time = 4,096 states Wait time = 2 states Wait time = 8 states Wait time = 16 states (External clock mode) (initial value)
Note: In the case that external clock is input, set up the "Standby timer select" selection to External clock mode before Mode Transition. Also, do not set up to external clock mode, in the case that it does not use external clock.
Bit 3: Low speed on flag (LSON) This bit chooses the system clock () or subclock (SUB) as the CPU operating clock when watch mode is cleared. The resulting operation mode depends on the combination of other control bits and interrupt input.
Bit 3 LSON 0 1 Description The CPU operates on the system clock () The CPU operates on the subclock (SUB) (initial value)
Bit 2: Reserved bit Bit 2 is reserved: it is always read as 1 and cannot be modified.
Rev. 4.00, 05/03, page 113 of 562
Bits 1 and 0: Active (medium-speed) mode clock select (MA1, MA0) Bits 1 and 0 choose osc/128, osc/64, osc/32, or osc/16 as the operating clock in active (mediumspeed) mode and sleep (medium-speed) mode. MA1 and MA0 should be written in active (highspeed) mode or subactive mode.
Bit 1 MA1 0 0 1 1 Bit 0 MA0 0 1 0 1 Description osc/16 osc/32 osc/64 osc/128 (initial value)
2. System control register 2 (SYSCR2)
Bit Initial value Read/Write 7 1 6 1 5 1 4 NESEL 1 R/W 3 DTON 0 R/W 2 MSON 0 R/W 1 SA1 0 R/W 0 SA0 0 R/W
SYSCR2 is an 8-bit read/write register for power-down mode control. Bits 7 to 5: Reserved bits These bits are reserved; they are always read as 1, and cannot be modified. Bit 4: Noise elimination sampling frequency select (NESEL) This bit selects the frequency at which the watch clock signal (W) generated by the subclock pulse generator is sampled, in relation to the oscillator clock (OSC) generated by the system clock pulse generator. When OSC = 2 to 16 MHz, clear NESEL to 0.
Bit 4 NESEL 0 1 Description Sampling rate is OSC/16 Sampling rate is OSC/4 (initial value)
Rev. 4.00, 05/03, page 114 of 562
Bit 3: Direct transfer on flag (DTON) This bit designates whether or not to make direct transitions among active (high-speed), active (medium-speed) and subactive mode when a SLEEP instruction is executed. The mode to which the transition is made after the SLEEP instruction is executed depends on a combination of other control bits.
Bit 3 DTON 0 Description * * 1 * When a SLEEP instruction is executed in active mode, a transition is made to standby mode, watch mode, or sleep mode (initial value)
When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 1
*
*
Bit 2: Medium speed on flag (MSON) After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.
Bit 2 MSON 0 1 Description Operation in active (high-speed) mode Operation in active (medium-speed) mode (initial value)
Rev. 4.00, 05/03, page 115 of 562
Bits 1 and 0: Subactive mode clock select (SA1, SA0) These bits select the CPU clock rate (W/2, W/4, or W/8) in subactive mode. SA1 and SA0 cannot be modified in subactive mode.
Bit 1 SA1 0 0 1 Bit 0 SA0 0 1 * Description W /8 W /4 W /2 *: Don't care (initial value)
Rev. 4.00, 05/03, page 116 of 562
5.2
5.2.1
Sleep Mode
Transition to Sleep Mode
1. Transition to sleep (high-speed) mode The system goes from active mode to sleep (high-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON and DTON bits in SYSCR2 are cleared to 0. In sleep mode CPU operation is halted but the on-chip peripheral functions. CPU register contents are retained. 2. Transition to sleep (medium-speed) mode The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode, as in sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions are operational. The clock frequency in sleep (medium-speed) mode is determined by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained. Furthermore, it sometimes acts with half state early timing at the time of transition to sleep (medium-speed) mode. 5.2.2 Clearing Sleep Mode
Sleep mode is cleared by any interrupt (timer A, timer C, timer F, timer G, asynchronous event counter, IRQAEC, IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0, SCI3, A/D converter), or by input at the RES pin. * Clearing by interrupt When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. A transition is made from sleep (high-speed) mode to active (high-speed) mode, or from sleep (medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register. To synchronize the interrupt request signal with the system clock, up to 2/(s) delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start. * Clearing by RES input When the RES pin goes low, the CPU goes into the reset state and sleep mode is cleared.
Rev. 4.00, 05/03, page 117 of 562
5.2.3
Clock Frequency in Sleep (Medium-Speed) Mode
Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.
5.3
5.3.1
Standby Mode
Transition to Standby Mode
The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA3 in TMA is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning, but as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be further retained down to a minimum RAM data retention voltage. The I/O ports go to the high-impedance state. Port 5 of the HD64F38024 retains the previous pin state. 5.3.2 Clearing Standby Mode
Standby mode is cleared by an interrupt (IRQ1 or IRQ0), WKP7 to WKP0 or by input at the RES pin. * Clearing by interrupt When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, a stable system clock signal is supplied to the entire chip, standby mode is cleared, and interrupt exception handling starts. Operation resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-speed) mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. * Clearing by RES input When the RES pin goes low, the system clock pulse generator starts. After the pulse generator output has stabilized, if the RES pin is driven high, the CPU starts reset exception handling. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the RES pin should be kept at the low level until the pulse generator output stabilizes.
Rev. 4.00, 05/03, page 118 of 562
5.3.3
Oscillator Stabilization Time after Standby Mode is Cleared
Bits STS2 to STS0 in SYSCR1 should be set as follows. * When a oscillator is used The table below gives settings for various operating frequencies. Set bits STS2 to STS0 for a wait time at least as long as the oscillation stabilization time. Table 5.4
STS2 0 0 0 0 1 1 1 1
Clock Frequency and Stabilization Time (times are in ms)
STS1 0 0 1 1 0 0 1 1 STS0 0 1 0 1 0 1 0 1 Wait Time 8,192 states 16,384 states 1,024 states 2,048 states 4,096 states 2 states (Use prohibited) 8 states 16 states 5 MHz 1.638 3.277 0.205 0.410 0.819 0.0004 0.002 0.003 2 MHz 4.1 8.2 0.512 1.024 2.048 0.001 0.004 0.008
* When an external clock is used STS2 = 1, STS1 = 0, and STS0 = 1 should be set. Other values possible use, but CPU sometimes will start operation before wait time completion.
Rev. 4.00, 05/03, page 119 of 562
5.3.4
Standby Mode Transition and Pin States
When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TMA3 is cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go to the highimpedance state (except pins for which the pull-up MOS is designated as on). Port 5 of the HD64F38024 retains the previous pin state. Figure 5.2 shows the timing in this case.
Internal data bus
SLEEP instruction fetch
Fetch of next instruction Internal processing High-impedance Standby mode
SLEEP instruction execution Pins Port output Active (high-speed) mode or active (medium-speed) mode
Figure 5.2 Standby Mode Transition and Pin States
Rev. 4.00, 05/03, page 120 of 562
5.3.5
Notes on External Input Signal Changes before/after Standby Mode
1. When external input signal changes before/after standby mode or watch mode When an external input signal such as IRQ, WKP, or IRQAEC is input, both the high- and low-level widths of the signal must be at least two cycles of system clock or subclock SUB (referred to together in this section as the internal clock). As the internal clock stops in standby mode and watch mode, the width of external input signals requires careful attention when a transition is made via these operating modes. Ensure that external input signals conform to the conditions stated in 3, Recommended timing of external input signals, below 2. When external input signals cannot be captured because internal clock stops The case of falling edge capture is illustrated in figure 5.3. As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active (high-speed or medium-speed) mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 tcyc or 2 tsubcyc. 3. Recommended timing of external input signals To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2 tcyc or 2 tsubcyc are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1." External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a 2 tcyc or 2 tsubcyc level width is secured.
Rev. 4.00, 05/03, page 121 of 562
Operating mode
Active (high-speed, medium-speed) mode or subactive mode tcyc tsubcyc tcyc tsubcyc
Wait for Active (high-speed, Standby mode oscillation medium-speed) mode or watch mode to settle or subactive mode tcyc tsubcyc tcyc tsubcyc
or
SUB
External input signal Capture possible: case 1 Capture possible: case 2 Capture possible: case 3 Capture not possible Interrupt by different signal
Figure 5.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode 4. Input pins to which these notes apply: IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0, IRQAEC, TMIC, TMIF, TMIG, ADTRG.
Rev. 4.00, 05/03, page 122 of 562
5.4
5.4.1
Watch Mode
Transition to Watch Mode
The system goes from active or subactive mode to watch mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1. In watch mode, operation of on-chip peripheral modules is halted except for timer A, timer F, timer G, AEC and the LCD controller/driver (for which operation or halting can be set) is halted. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules, are retained. I/O ports keep the same states as before the transition. 5.4.2 Clearing Watch Mode
Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ0, or WKP7 to WKP0) or by input at the RES pin. * Clearing by interrupt When watch mode is cleared by interrupt, the mode to which a transition is made depends on the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSON are cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, transition is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. When the transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt exception handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. * Clearing by RES input Clearing by RES pin is the same as for standby mode; see 2. Clearing by RES pin in section 5.3.2, Clearing Standby Mode. 5.4.3 Oscillator StabilizationTime after Watch Mode is Cleared
The wait time is the same as for standby mode; see section 5.3.3, Oscillator Stabilization Time after Standby Mode is Cleared. 5.4.4 Notes on External Input Signal Changes before/after Watch Mode
See section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
Rev. 4.00, 05/03, page 123 of 562
5.5
5.5.1
Subsleep Mode
Transition to Subsleep Mode
The system goes from subactive mode to subsleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and TMA3 bit in TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other than the A/D converter and PWM is in active state. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition. 5.5.2 Clearing Subsleep Mode
Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchronous event counter, SCI3, IRQAEC, IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0) or by a low input at the RES pin. * Clearing by interrupt When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. To synchronize the interrupt request signal with the subclock, up to 2/SUB(s) delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start. * Clearing by RES input Clearing by RES pin is the same as for standby mode; see Clearing by RES pin in section 5.3.2, Clearing Standby Mode.
Rev. 4.00, 05/03, page 124 of 562
5.6
5.6.1
Subactive Mode
Transition to Subactive Mode
Subactive mode is entered from watch mode if a timer A, timer F, timer G, IRQ0, or WKP7 to WKP0 interrupt is requested while the LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is entered if a timer A, timer C, timer F, timer G, asynchronous event counter, SCI3, IRQAEC, IRQ4, IRQ3, IRQ1, IRQ0, or WKP7 to WKP0 interrupt is requested. A transition to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. 5.6.2 Clearing Subactive Mode
Subactive mode is cleared by a SLEEP instruction or by a low input at the RES pin. * Clearing by SLEEP instruction If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA3 bit in TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subsleep mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct Transfer, below. * Clearing by RES pin Clearing by RES pin is the same as for standby mode; see Clearing by RES pin in section 5.3.2, Clearing Standby Mode. 5.6.3 Operating Frequency in Subactive Mode
The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The choices are W/2, W/4, and W/8.
Rev. 4.00, 05/03, page 125 of 562
5.7
5.7.1
Active (Medium-Speed) Mode
Transition to Active (Medium-Speed) Mode
If the MSON bit in SYSCR2 is set to 1 while the LSON bit in SYSCR1 is cleared to 0, a transition to active (medium-speed) mode results from IRQ0, IRQ1 or WKP7 to WKP0 interrupts in standby mode, timer A, timer F, timer G, IRQ0, or WKP7 to WKP0 interrupts in watch mode, or any interrupt in sleep mode. A transition to active (medium-speed) mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. Furthermore, it sometimes acts with half state early timing at the time of transition to active (medium-speed) mode. 5.7.2 Clearing Active (Medium-Speed) Mode
Active (medium-speed) mode is cleared by a SLEEP instruction. * Clearing by SLEEP instruction A transition to standby mode takes place if the SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 bit in TMA is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1 when a SLEEP instruction is executed. When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction is executed, sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive mode is also possible. See section 5.8, Direct Transfer, below for details. * Clearing by RES pin When the RES pin is driven low, a transition is made to the reset state and active (mediumspeed) mode is cleared. 5.7.3 Operating Frequency in Active (Medium-Speed) Mode
Operation in active (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.
Rev. 4.00, 05/03, page 126 of 562
5.8
5.8.1
Direct Transfer
Overview of Direct Transfer
The CPU can execute programs in three modes: active (high-speed) mode, active (medium-speed) mode, and subactive mode. A direct transfer is a transition among these three modes without the stopping of program execution. A direct transfer can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. After the mode transition, direct transfer interrupt exception handling starts. If the direct transfer interrupt is disabled in interrupt enable register 2 (IENR2), a transition is made instead to sleep mode or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the resulting mode by means of an interrupt. * Direct transfer from active (high-speed) mode to active (medium-speed) mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via sleep mode. * Direct transfer from active (medium-speed) mode to active (high-speed) mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode. * Direct transfer from active (high-speed) mode to subactive mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode. * Direct transfer from subactive mode to active (high-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed. * Direct transfer from active (medium-speed) mode to subactive mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.
Rev. 4.00, 05/03, page 127 of 562
* Direct transfer from subactive mode to active (medium-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed. 5.8.2 Direct Transition Times
1. Time for direct transition from active (high-speed) mode to active (medium-speed) mode A direct transition from active (high-speed) mode to active (medium-speed) mode is performed by executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (1) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tcyc before transition) + (number of interrupt exception handling execution states) x (tcyc after transition) .................................. (1) Example: Direct transition time = (2 + 1) x 2tosc + 14 x 16tosc = 230tosc (when /8 is selected as the CPU operating clock) Notation: tosc: OSC clock cycle time tcyc: System clock () cycle time
Rev. 4.00, 05/03, page 128 of 562
2. Time for direct transition from active (medium-speed) mode to active (high-speed) mode A direct transition from active (medium-speed) mode to active (high-speed) mode is performed by executing a SLEEP instruction in active (medium-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (2) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tcyc before transition) + (number of interrupt exception handling execution states) x (tcyc after transition) .................................. (2) Example: Direct transition time = (2 + 1) x 16tosc + 14 x 2tosc = 76tosc (when /8 is selected as the CPU operating clock) Notation: tosc: OSC clock cycle time tcyc: System clock () cycle time 3. Time for direct transition from subactive mode to active (high-speed) mode A direct transition from subactive mode to active (high-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (3) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tsubcyc before transition) + { (wait time set in STS2 to STS0) + (number of interrupt exception handling execution states) } x (tcyc after transition) ........................ (3) Example: Direct transition time = (2 + 1) x 8tw + (8192 + 14) x 2tosc = 24tw + 16412tosc (when w/8 is selected as the CPU operating clock, and wait time = 8192 states) Notation: tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock () cycle time tsubcyc: Subclock (SUB) cycle time
Rev. 4.00, 05/03, page 129 of 562
4. Time for direct transition from subactive mode to active (medium-speed) mode A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tsubcyc before transition) + { (wait time set in STS2 to STS0) + (number of interrupt exception handling execution states) } x (tcyc after transition) ........................ (4) Example: Direct transition time = (2 + 1) x 8tw + (8192 + 14) x 16tosc = 24tw + 131296tosc (when w/8 or /8 is selected as the CPU operating clock, and wait time = 8192 states) Notation: tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock () cycle time tsubcyc: Subclock (SUB) cycle time 5.8.3 Notes on External Input Signal Changes before/after Direct Transition
1. Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 2. Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 3. Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 4. Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
Rev. 4.00, 05/03, page 130 of 562
5.9
5.9.1
Module Standby Mode
Setting Module Standby Mode
Module standby mode is set for individual peripheral functions. All the on-chip peripheral modules can be placed in module standby mode. When a module enters module standby mode, the system clock supply to the module is stopped and operation of the module halts. This state is identical to standby mode. Module standby mode is set for a particular module by setting the corresponding bit to 0 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.) 5.9.2 Clearing Module Standby Mode
Module standby mode is cleared for a particular module by setting the corresponding bit to 1 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.) Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are both initialized to H'FF. Table 5.5 Setting and Clearing Module Standby Mode by Clock Stop Register
Bit Name TACKSTP TCCKSTP TFCKSTP TGCKSTP ADCKSTP S32CKSTP 1 0 1 0 1 0 1 0 1 0 1 0 Operation Timer A module standby mode is cleared Timer A is set to module standby mode Timer C module standby mode is cleared Timer C is set to module standby mode Timer F module standby mode is cleared Timer F is set to module standby mode Timer G module standby mode is cleared Timer G is set to module standby mode A/D converter module standby mode is cleared A/D converter is set to module standby mode SCI3 module standby mode is cleared SCI3 is set to module standby mode
Register Name CKSTPR1
Rev. 4.00, 05/03, page 131 of 562
Register Name CKSTPR2
Bit Name LDCKSTP PW1CKSTP WDCKSTP AECKSTP 1 0 1 0 1 0 1 0 PW2CKSTP 1 0
Operation LCD module standby mode is cleared LCD is set to module standby mode PWM1 module standby mode is cleared PWM1 is set to module standby mode Watchdog timer module standby mode is cleared Watchdog timer is set to module standby mode Asynchronous event counter module standby mode is cleared Asynchronous event counter is set to module standby mode PWM2 module standby mode is cleared PWM2 is set to module standby mode
Note: For details of module operation, see the sections on the individual modules.
Rev. 4.00, 05/03, page 132 of 562
Section 6 ROM
6.1 Overview
The H8/38024 and H8/38024S have 32 kbytes of on-chip mask ROM, the H8/38023 and H8/38023S have 24 kbytes, the H8/38022 and H8/38022S have 16 kbytes, the H8/38021 and H8/38021S have 12 kbytes, and the H8/38020 and H8/38020S have 8 kbytes. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data. The H8/38024 has a ZTAT version and F-ZTAT version with 32-kbyte PROM and flash memory. 6.1.1 Block Diagram
Figure 6.1 shows a block diagram of the on-chip ROM.
Internal data bus (upper 8 bits)
Internal data bus (lower 8 bits)
H'0000 H'0002
H'0000 H'0002
H'0001 H'0003
On-chip ROM H'7FFE H'7FFE Even-numbered address H'7FFF Odd-numbered address
Figure 6.1 ROM Block Diagram (H8/38024)
Rev. 4.00, 05/03, page 133 of 562
6.2
6.2.1
H8/38024 PROM Mode
Setting to PROM Mode
If the on-chip ROM is PROM, setting the chip to PROM mode stops operation as a microcontroller and allows the PROM to be programmed in the same way as the standard HN27C101 EPROM. However, page programming is not supported. Table 6.1 shows how to set the chip to PROM mode. Table 6.1
Pin Name TEST PB0/AN0 PB1/AN1 PB2/AN2 High level
Setting to PROM Mode
Setting High level Low level
6.2.2
Socket Adapter Pin Arrangement and Memory Map
A standard PROM programmer can be used to program the PROM. A socket adapter is required for conversion to 32 pins. Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a memory map.
Rev. 4.00, 05/03, page 134 of 562
H8/38024 FP-80A, TFP-80C 12 21 22 23 24 25 26 27 28 69 70 63 64 65 66 67 68 29 72 31 32 33 34 35 57 58 36 30 56 52 1 11 75 54 55 59 53 8 6 73 74 FP-80B 14 23 24 25 26 27 28 29 30 71 72 65 66 67 68 69 70 31 74 33 34 35 36 37 59 60 38 32 58 54 3 13 77 56 57 61 55 10 8 75 76 P60 P61 P62 P63 P64 P65 P66 P67 P40 P41 P32 P33 P34 P35 P36 P37 P70 P43 P72 P73 P74 P75 P76 P93 P94 P77 P71 P92 VCC AVCC TEST PB2 P90 P91 P95 VSS VSS = AVSS X1 PB0 PB1 Pin
EPROM socket Pin VPP EO0 EO1 EO2 EO3 EO4 EO5 EO6 EO7 EA0 EA1 EA2 EA3 EA4 EA5 EA6 EA7 EA8 EA9 EA10 EA11 EA12 EA13 EA14 EA15 EA16 HN27C101 (32-pin) 1 13 14 15 17 18 19 20 21 12 11 10 9 8 7 6 5 27 26 23 25 4 28 29 3 2 22 24 31 VCC 32
VSS
16
Note: Pins not indicated in the figure should be left open.
Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)
Rev. 4.00, 05/03, page 135 of 562
Address in MCU mode H'0000
Address in PROM mode H'0000
On-chip PROM
H'7FFF Uninstalled area*
H'7FFF
H'1FFFF Note: * The output data is not guaranteed if this address area is read in PROM mode. Therefore, when programming with a PROM programmer, be sure to specify addresses from H'0000 to H'7FFF. If programming is inadvertently performed from H'8000 onward, it may not be possible to continue PROM programming and verification. When programming, H'FF should be set as the data in this address area (H'8000 to H'1FFFF).
Figure 6.3 H8/38024 Memory Map in PROM Mode
Rev. 4.00, 05/03, page 136 of 562
6.3
H8/38024 Programming
The write, verify, and other modes are selected as shown in table 6.2 in H8/38024 PROM mode. Table 6.2 Mode Selection in PROM Mode (H8/38024)
Pins Mode Write Verify Programming disabled CE L L L L H H Notation L: Low level H: High level VPP: VPP level VCC: VCC level OE H L L H L H PGM L H L H L H VPP VPP VPP VPP VCC VCC VCC VCC EO7 to EO0 Data input Data output High impedance EA16 to EA0 Address input Address input Address input
The specifications for writing and reading are identical to those for the standard HN27C101 EPROM. However, page programming is not supported, and so page programming mode must not be set. A PROM programmer that only supports page programming mode cannot be used. When selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte-by-byte programming. Also, be sure to specify addresses from H'0000 to H'7FFF. 6.3.1 Writing and Verifying
An efficient, high-speed, high-reliability method is available for writing and verifying the PROM data. This method achieves high speed without voltage stress on the device and without lowering the reliability of written data. The basic flow of this high-speed, high-reliability programming method is shown in figure 6.4.
Rev. 4.00, 05/03, page 137 of 562
Start
Set write/verify mode VCC = 6.0 V 0.25 V, VPP = 12.5 V Address = 0 n=0 n+1 No Yes n 25 No Write time tPW = 0.2 ms 5% n
0.3 V
Verify Yes Write time t OPW = 0.2n ms No
Address + 1
address
Last address? Yes
Set read mode VCC = 5.0 V 0.25 V, VPP = VCC No Error
Read all addresses? Yes End
Figure 6.4 High-Speed, High-Reliability Programming Flow Chart
Rev. 4.00, 05/03, page 138 of 562
Tables 6.3 and 6.4 give the electrical characteristics in programming mode. Table 6.3 DC Characteristics
Conditions: VCC = 6.0 V 0.25 V, VPP = 12.5 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Input high-level voltage Input lowlevel voltage Output high-level voltage Output low-level voltage Input leakage current VCC current VPP current EO7 to EO0, EA16 to EA0, OE, CE, PGM EO7 to EO0, EA16 to EA0, OE, CE, PGM EO7 to EO0 EO7 to EO0 EO7 to EO0, EA16 to EA0, OE, CE, PGM Symbol Min VIH 2.4 Typ -- Max VCC + 0.3 Unit V Test Condition
VIL
-0.3
--
0.8
V
VOH VOL |ILI|
2.4 -- --
-- -- --
-- 0.45 2
V V A
IOH = -200 A IOL = 0.8 mA Vin = 5.25 V/ 0.5 V
ICC IPP
-- --
-- --
40 40
mA mA
Rev. 4.00, 05/03, page 139 of 562
Table 6.4
AC Characteristics
Conditions: VCC = 6.0 V 0.25 V, VPP = 12.5 V 0.3 V, Ta = 25C 5C
Item Address setup time OE setup time Data setup time Address hold time Data hold time Data output disable time VPP setup time Programming pulse width PGM pulse width for overwrite programming CE setup time VCC setup time Data output delay time Symbol tAS tOES tDS tAH tDH 2 tDF* tVPS tPW tOPW tCES tVCS tOE *3 Min 2 2 2 0 2 -- 2 0.19 0.19 2 2 0 Typ -- -- -- -- -- -- -- 0.20 -- -- -- -- Max -- -- -- -- -- 130 -- 0.21 5.25 -- -- 200 Unit s s s s s ns s ms ms s s ns Test Condition Figure 6.5*
1
Notes: *1 Input pulse level: 0.45 V to 2.4 V Input rise time/fall time 20 ns Timing reference levels Input: 0.8 V, 2.0 V Output: 0.8 V, 2.0 V *2 tDF is defined at the point at which the output is floating and the output level cannot be read. *3 tOPW is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.
Rev. 4.00, 05/03, page 140 of 562
Figure 6.5 shows a PROM write/verify timing diagram.
Write Address Verify
tAS Data tDS VPP VPP VCC tVPS Input data tDH Output data
tAH
tDF
VCC
VCC+1 VCC tVCS
tCES
tPW
tOES
tOE
tOPW*
Note: * tOPW is defined by the value shown in figure 6.4, High-Speed, High-Reliability Programming Flowchart.
Figure 6.5 PROM Write/Verify Timing
Rev. 4.00, 05/03, page 141 of 562
6.3.2
Programming Precautions
* Use the specified programming voltage and timing. The programming voltage in PROM mode (VPP) is 12.5 V. Use of a higher voltage can permanently damage the chip. Be especially careful with respect to PROM programmer overshoot. Setting the PROM programmer to Renesas specifications for the HN27C101 will result in correct VPP of 12.5 V. * Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. Before programming, be sure that the chip is properly mounted in the PROM programmer. * Avoid touching the socket adapter or chip while programming, since this may cause contact faults and write errors. * Take care when setting the programming mode, as page programming is not supported. * When programming with a PROM programmer, be sure to specify addresses from H'0000 to H'7FFF. If programming is inadvertently performed from H'8000 onward, it may not be possible to continue PROM programming and verification. When programming, H'FF should be set as the data in address area H'8000 to H'1FFFF.
Rev. 4.00, 05/03, page 142 of 562
6.4
Reliability of Programmed Data
A highly effective way to improve data retention characteristics is to bake the programmed chips at 150C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure. Figure 6.6 shows the recommended screening procedure.
Program chip and verify programmed data
Bake chip for 24 to 48 hours at 125 C to 150 C with power off
Read and check program
Install
Figure 6.6 Recommended Screening Procedure If a series of programming errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects. Please inform Renesas Technology of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.
Rev. 4.00, 05/03, page 143 of 562
6.5
6.5.1
Flash Memory Overview
Features
The features of the 32-kbyte flash memory built into HD64F38024 and HD64F38024R are summarized below. * Programming/erase methods The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 kbyte x 4 blocks, 28 kbytes x 1 block. To erase the entire flash memory, each block must be erased in turn. * Reprogramming capability The HD64F38024R can be reprogrammed up to 1,000 times and the HD64F38024 up to 100 times. * On-board programming On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed. * Programmer mode Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode. * Automatic bit rate adjustment For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host. * Programming/erasing protection Sets software protection against flash memory programming/erasing. * Power-down mode The power supply circuit is partly halted in the subactive mode and can be read in the power-down mode.
Rev. 4.00, 05/03, page 144 of 562
6.5.2
Block Diagram
Internal address bus Internal data bus (16 bits)
FLMCR1
Module bus
FLMCR2 EBR FLPWCR FENR
Bus interface/controller
Operating mode
TES pin P95 pin P34 pin
Flash memory (32 kbytes)
Notation FLMCR1: FLMCR2: EBR: FLPWCR: FENR:
Flash memory control register 1 Flash memory control register 2 Erase block register Flash memory power control register Flash memory enable register
Figure 6.7 Block Diagram of Flash Memory
Rev. 4.00, 05/03, page 145 of 562
6.5.3
Block Configuration
Figure 6.8 shows the block configuration of 32-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 1 kbyte x 4 blocks and 28 kbytes x 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.
H'0000 Erase unit 1 kbyte H'0380 H'0400 Erase unit 1 kbyte H'0780 H'0800 Erase unit 1 kbyte H'0B80 H'0C00 Erase unit 1 kbyte H'0F80 H'1000 Erase unit 28 kbytes H'1080 H'0F81 H'1001 H'1081 H'0F82 H'1002 H'1082 Programming unit: 128 bytes H'0FFF H'107F H'10FF H'0C80 H'0B81 H'0C01 H'0C81 H'0B82 H'0C02 H'0C82 Programming unit: 128 bytes H'0BFF H'0C7F H'0CFF H'0880 H'0781 H'0801 H'0881 H'0782 H'0802 H'0882 Programming unit: 128 bytes H'07FF H'087F H'08FF H'0480 H'0381 H'0401 H'0481 H'0382 H'0402 H'0482 Programming unit: 128 bytes H'03FF H'047F H'04FF H'0080 H'0001 H'0081 H'0002 H'0082 Programming unit: 128 bytes H'007F H'00FF
H'7F80
H'7F81
H'7F82
H'7FFF
Figure 6.8 Flash Memory Block Configuration
Rev. 4.00, 05/03, page 146 of 562
6.5.4
Register Configuration
Table 6.5 lists the register configuration to control the flash memory when the built in flash memory is effective. Table 6.5 Register Configuration
Abbreviation FLMCR1 FLMCR2 FLPWCR EBR FENR R/W R/W R R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'00 Address H'F020 H'F021 H'F022 H'F023 H'F02B
Register Name Flash memory control register 1 Flash memory control register 2 Flash memory power control register Erase block register Flash memory enable register
Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte access is enabled which are two-state access. These registers are dedicated to the product in which flash memory is included. The product in which PROM or ROM is included does not have these registers. When the corresponding address is read in these products, the value is undefined. A write is disabled.
Rev. 4.00, 05/03, page 147 of 562
6.6
6.6.1
Bit
Descriptions of Registers of the Flash Memory
Flash Memory Control Register 1 (FLMCR1)
7 -- 0 -- 6 SWE 0 R/W 5 ESU 0 R/W 4 PSU 0 R/W 3 EV 0 R/W 2 PV 0 R/W 1 E 0 R/W 0 P 0 R/W
Initial value Read/Write
FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 6.8, Flash Memory Programming/Erasing. By setting this register, the flash memory enters program mode, erase mode, program-verify mode, or erase-verify mode. Read the data in the state that bits 6 to 0 of this register are cleared when using flash memory as normal built-in ROM. Bit 7: Reserved bit This bit is always read as 0 and cannot be modified. Bit 6: Software write enable (SWE) This bit is to set enabling/disabling of programming/enabling of flash memory (set when bits 5 to 0 and the EBR register are to be set).
Bit 6 SWE 0 1 Description Programming/erasing is disabled. Other FLMCR1 register bits and all EBR bits cannot be set. (initial value) Flash memory programming/erasing is enabled.
Bit 5: Erase setup (ESU) This bit is to prepare for changing to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1 (do not set SWE, PSU, EV, PV, E, and P bits at the same time).
Bit 5 ESU 0 1 Description The erase setup state is cancelled (initial value)
The flash memory changes to the erase setup state. Set this bit to 1 before setting the E bit to 1 in FLMCR1.
Rev. 4.00, 05/03, page 148 of 562
Bit 4: Program setup (PSU) This bit is to prepare for changing to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1 (do not set SWE, ESU, EV, PV, E, and P bits at the same time).
Bit 4 PSU 0 1 Description The program setup state is cancelled (initial value)
The flash memory changes to the program setup state. Set this bit to 1 before setting the P bit to 1 in FLMCR1.
Bit 3: Erase-verify (EV) This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, PSU, PV, E, and P bits at the same time).
Bit 3 EV 0 1 Description Erase-verify mode is cancelled The flash memory changes to erase-verify mode (initial value)
Bit 2: Program-verify (PV) This bit is to set changing to or cancelling program-verify mode (do not set SWE, ESU, PSU, EV, E, and P bits at the same time).
Bit 2 PV 0 1 Description Program-verify mode is cancelled The flash memory changes to program-verify mode (initial value)
Bit 1: Erase (E) This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, EV, PV, and P bits at the same time).
Bit 1 E 0 1 Description Erase mode is cancelled (initial value)
When this bit is set to 1, while the SWE = 1 and ESU = 1, the flash memory changes to erase mode.
Rev. 4.00, 05/03, page 149 of 562
Bit 0: Program (P) This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU, EV, PV, and E bits at the same time).
Bit 0 P 0 1 Description Program mode is cancelled (initial value)
When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash memory changes to program mode.
6.6.2
Bit
Flash Memory Control Register 2 (FLMCR2)
7 FLER 0 R 6 -- 0 -- 5 -- 0 -- 4 -- 0 -- 3 -- 0 -- 2 -- 0 -- 1 -- 0 -- 0 -- 0 --
Initial value Read/Write
FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to. Bit 7: Flash memory error (FLER) This bit is set when the flash memory detects an error and goes to the error-protection state during programming or erasing to the flash memory. See section 6.9.3, Error Protection, for details.
Bit 7 FLER 0 1 Description The flash memory operates normally. (initial value)
Indicates that an error has occurred during an operation on flash memory (programming or erasing).
Bits 6 to 0: Reserved bits These bits are always read as 0 and cannot be modified.
Rev. 4.00, 05/03, page 150 of 562
6.6.3
Bit
Erase Block Register (EBR)
7 -- 0 -- 6 -- 0 -- 5 -- 0 -- 4 EB4 0 R/W 3 EB3 0 R/W 2 EB2 0 R/W 1 EB1 0 R/W 0 EB0 0 R/W
Initial value Read/Write
EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR to be automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block can be erased. Other blocks change to the erase-protection state. See table 6.6 for the method of dividing blocks of the flash memory. When the whole bits are to be erased, erase them in turn in unit of a block. Table 6.6
EBR 0 1 2 3 4
Division of Blocks to Be Erased
Bit Name EB0 EB1 EB2 EB3 EB4 Block (Size) EB0 (1 kbyte) EB1 (1 kbyte) EB2 (1 kbyte) EB3 (1 kbyte) EB4 (28 kbytes) Address H'0000 to H'03FF H'0400 to H'07FF H'0800 to H'0BFF H'0C00 to H'0FFF H'1000 to H'7FFF
6.6.4
Bit
Flash Memory Power Control Register (FLPWCR)
7 PDWND 0 R/W 6 -- 0 -- 5 -- 0 -- 4 -- 0 -- 3 -- 0 -- 2 -- 0 -- 1 -- 0 -- 0 -- 0 --
Initial value Read/Write
FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. The power supply circuit can be read in the subactive mode, although it is partly halted in the power-down mode. Bit 7: Power-down disable (PDWND) This bit selects the power-down mode of the flash memory when a transition to the subactive mode is made.
Rev. 4.00, 05/03, page 151 of 562
Bit 7 PDWND 0 1
Description When this bit is 0 and a transition is made to the subactive mode, the flash memory enters the power-down mode. (initial value) When this bit is 1, the flash memory remains in the normal mode even after a transition is made to the subactive mode.
Bits 6 to 0: Reserved bits These bits are always read as 0 and cannot be modified. 6.6.5
Bit Initial value Read/Write
Flash Memory Enable Register (FENR)
7 FLSHE 0 R/W 6 -- 0 -- 5 -- 0 -- 4 -- 0 -- 3 -- 0 -- 2 -- 0 -- 1 -- 0 -- 0 -- 0 --
FENR controls CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR, and FLPWCR. Bit 7: Flash memory control register enable (FLSHE) This bit controls access to the flash memory control registers.
Bit 7 FLSHE 0 1 Description Flash memory control registers cannot be accessed Flash memory control registers can be accessed (initial value)
Bits 6 to 0: Reserved bits These bits are always read as 0 and cannot be modified.
Rev. 4.00, 05/03, page 152 of 562
6.7
On-Board Programming Modes
There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, the series of HD64F38024 and HD64F38024R changes to a mode depending on the TEST pin settings, P95 pin settings, and input level of each port, as shown in table 6.7. The input level of each pin must be defined four states before the reset ends. When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user. Table 6.7
TEST 0 0 1
Setting Programming Modes
P95 1 0 X P34 X 1 X PB0 X X 0 PB1 X X 0 PB2 X X 0 LSI State after Reset End User Mode Boot Mode Programmer Mode
X: Don't care
Rev. 4.00, 05/03, page 153 of 562
6.7.1
Boot Mode
Table 6.8 shows the boot mode operations between reset end and branching to the programming control program. 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing. 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by the SPCR register is set to "Not to be inverted," so do not put the circuit for inverting a value between the host and this LSI. 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period. 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 6.9. 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program. 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc. 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the TEST pin and P95 pin. Boot mode is also cleared when a WDT overflow occurs. 8. Do not change the TEST pin and P95 pin input levels in boot mode.
Rev. 4.00, 05/03, page 154 of 562
Table 6.8
Item
Boot Mode Operation
Host Operation Processing Contents LSI Operation Processing Contents Branches to boot program at reset-start.
Bit rate adjustment
Continuously transmits data H'00 at specified bit rate.
* Measures low-level period of receive data H'00. * Calculates bit rate and sets it in BRR of SCI3. * Transmits data H'00 to the host to indicate that the adjustment has ended.
Flash memory erase
Transmits data H'55 when data H'00 is received and no error occurs. Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to host. (If erase could not be done, transmits data H'FF to host and aborts operation.)
Transfer of programming control program
Transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order byte following high-order byte)
Echobacks the 2-byte received data to host.
Transfer of programming control program (repeated for N times)
Transmits 1-byte of programming control program
Echobacks received data to host and also transfers it to RAM.
Execution of Programming control program
Transmits 1-byte data H'AA to host. Branches to programming control program transferred to on-chip RAM and starts execution.
Table 6.9
Oscillating Frequencies (fOSC) for which Automatic Adjustment of LSI Bit Rate Is Possible
Oscillating Frequencies (fOSC) Range of LSI 8 to 10 MHz 4 to 10 MHz 2 to 10 MHz
Host Bit Rate 4,800 bps 2,400 bps 1,200 bps
Rev. 4.00, 05/03, page 155 of 562
6.7.2
Programming/Erasing in User Program Mode
The term user mode refers to the status when a user program is being executed. On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 6.9 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.
Reset-start
No Program/erase? Yes Transfer user program/erase control program to RAM Branch to flash memory application program
Branch to user program/erase control program in RAM
Execute user program/erase control program (flash memory rewrite)
Branch to flash memory application program
Figure 6.9 Programming/Erasing Flowchart Example in User Program Mode
6.8
Flash Memory Programming/Erasing
A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in
Rev. 4.00, 05/03, page 156 of 562
accordance with the descriptions in section 6.8.1, Program/Program-Verify and section 6.8.2, Erase/Erase-Verify, respectively. 6.8.1 Program/Program-Verify
When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 6.10 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability. 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed. 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses. 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 6.10, and additional programming data computation according to table 6.11. 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80. Do not use RTS instruction from data transfer to setting P bit to 1. 5. The time during which the P bit is set to 1 is the programming time. Figure 6.12 shows the allowable programming times. 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed. 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed. Do not use RTS instruction from dummy write to verify data read. 8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.
Rev. 4.00, 05/03, page 157 of 562
Write pulse application subroutine Apply Write Pulse START Set SWE bit in FLMCR1 Wait 1 s Store 128-byte program data in program data area and reprogram data area n=1 Set P bit in FLMCR1 m=0 Wait (Wait time = programming time) Write 128-byte data in RAM reprogram data area consecutively to flash memory Apply Write pulse Set PV bit in FLMCR1 Clear PSU bit in FLMCR1 Wait 4 s Wait 5 s Set block start address as verify address Disable WDT H'FF dummy write to verify address End Sub Wait 2 s Read verify data Verify data = write data? Yes n Yes Additional-programming data computation 6? No No m=1 n n+1
WDT enable Set PSU bit in FLMCR1
Wait 50 s
Clear P bit in FLMCR1 Wait 5 s
Increment address
Reprogram data computation 128-byte data verification completed? Yes Clear PV bit in FLMCR1 Wait 2 s No
No
n
6? Yes
Successively write 128-byte data from additional-programming data area in RAM to flash memory Sub-Routine-Call Apply Write Pulse No Yes
m=0? Yes Clear SWE bit in FLMCR1 Wait 100 s End of programming
n
1000 ? No
Clear SWE bit in FLMCR1 Wait 100 s Programming failure
Figure 6.10 Program/Program-Verify Flowch art
Rev. 4.00, 05/03, page 158 of 562
Table 6.10 Reprogram Data Computation Table
Program Data 0 0 1 1 Verify Data 0 1 0 1 Reprogram Data 1 0 1 1 Comments Programming completed Reprogram bit -- Remains in erased state
Table 6.11 Additional-Program Data Computation Table
Reprogram Data 0 0 1 1 Verify Data 0 1 0 1 Additional-Program Data 0 1 1 1 Comments Additional-program bit No additional programming No additional programming No additional programming
Table 6.12 Programming Time
n Programming (Number of Writes) Time 1 to 6 7 to 1,000 30 200 In Additional Programming 10 -- Comments
Note: Time shown in s.
Rev. 4.00, 05/03, page 159 of 562
6.8.2
Erase/Erase-Verify
When erasing flash memory, the erase/erase-verify flowchart shown in figure 6.11 should be followed. 1. Prewriting (setting erase block data to all 0s) is not necessary. 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR). To erase multiple blocks, each block must be erased in turn. 3. The time during which the E bit is set to 1 is the flash memory erase time. 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed. 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed. Do not use RTS instruction from dummy write to verify data read. 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/eraseverify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100. 6.8.3 Interrupt Handling when Programming/Erasing Flash Memory
All interrupts, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons: 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured. 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions. 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.
Rev. 4.00, 05/03, page 160 of 562
Erase start SWE bit Wait 1 s n 1 1
Set EBR Enable WDT ESU bit 1
Wait 100 s E bit 1
Wait 10 ms E bit 0
Wait 10 s ESU bit 0
Wait 10 s Disable WDT EV bit 1
Wait 20 s
Set block start address as verify address
H'FF dummy write to verify address Wait 2 s n Read verify data No Increment address Verify data = all 1s ? Yes n+1
No Last address of block ? Yes EV bit 0 EV bit 0
Wait 4 s
Wait 4 s
No
All erase block erased ? Yes SWE bit 0
n 100 ? No
Yes
SWE bit
0
Wait 100 s
Wait 100 s
End of erasing
Erase failure
Figure 6.11 Erase/Erase-Verify Flowchart
Rev. 4.00, 05/03, page 161 of 562
6.9
Program/Erase Protection
There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection. 6.9.1 Hardware Protection
Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, watch mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register (EBR) are initialized. In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section. 6.9.2 Software Protection
Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register (EBR), erase protection can be set for individual blocks. When EBR is set to H'00, erase protection is set for all blocks. 6.9.3 Error Protection
In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing. When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered. * When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch) * Immediately after exception handling excluding a reset during programming/erasing * When a SLEEP instruction is executed during programming/erasing The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.
Rev. 4.00, 05/03, page 162 of 562
6.10
Programmer Mode
In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip Renesas Technology 64-kbyte flash memory (F-ZTAT64V3). A 10MHz input clock is required. For the conditions for transition to programmer mode, see table 6.7. 6.10.1 Socket Adapter
The socket adapter converts the pin allocation of the HD64F38024 and HD64F38024R to that of the discrete flash memory HN28F101. The address of the on-chip flash memory is H'0000 to H'7FFF. Figure 6.12 shows the socket-adapter-pin correspondence diagram. 6.10.2 Programmer Mode Commands
The following commands are supported in programmer mode. * Memory Read Mode * Auto-Program Mode * Auto-Erase Mode * Status Read Mode Status polling is used for auto-programming, auto-erasing, and status read modes. In status read mode, detailed internal information is output after the execution of auto-programming or autoerasing. Table 6.13 shows the sequence of each command. In auto-programming mode, 129 cycles are required since 128 bytes are written at the same time. In memory read mode, the number of cycles depends on the number of address write cycles (n). Table 6.13 Command Sequence in Programmer Mode
Number of Cycles 1+n 129 2 2 1st Cycle Mode Write Write Write Write Address X X X X Data H'00 H'40 H'20 H'71 Mode Read Write Write Write 2nd Cycle Address RA WA X X Data Dout Din H'20 H'71
Command Name Memory read Auto-program Auto-erase Status read
n: the number of address write cycles
Rev. 4.00, 05/03, page 163 of 562
HD64F38024, HD64F38024R Pin No. FP-80A TFP-80C 30 Pin Name FP-80B
Socket Adapter (Conversion to 32-Pin Arrangement)
HN28F101 (32 Pins) Pin Name FWE A9 A16 A15 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 A0 A1 A2 A3 A4 A5 A6 A7 A8 A10 A11 A12 A13 A14 Vcc Vss Pin No. 1 26 2 3 31 13 14 15 17 18 19 20 21 12 11 10 9 8 7 6 5 27 24 23 25 4 28 29 22 32 16
32
P71 P77 P92 P60 P61 P62 P63 P64 P65 P66 P67 P40 P41 P32 P33 P34 P35 P36 P37 P70 P42 P72 P73 P74 P75 P76 P43 Vcc AVcc X1 TEST V1 Vcc P94 P95 Vss Vss PB0 PB1 PB2 OSC1, OSC2 (OPEN)
36 38 56 58 21 23 22 24 23 25 24 26 25 27 26 28 27 29 28 30 69 71 70 72 63 65 64 66 65 67 66 68 67 69 68 70 29 31 71 73 31 33 32 34 33 35 34 36 35 37 72 74 52 54 1 3 6 8 11 13 51 53 52 54 58 60 59 61 8 10 53 55 73 75 74 76 75 77 10, 9 12, 11 12 14 Other than the above
Legend FWE: I/O7 to I/O0: A16 to A0: : : :
Flash-write enable Data input/output Address input Chip enable Output enable Write enable
Oscillator circuit Power-on reset circuit
Note: The oscillation frequency of the oscillator circuit should be 10 MHz.
Figure 6.12 Socket Adapter Pin Correspondence Diagram
Rev. 4.00, 05/03, page 164 of 562
6.10.3
Memory Read Mode
1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read. Once memory read mode has been entered, consecutive reads can be performed. 2. In memory read mode, command writes can be performed in the same way as in the command wait state. 3. After powering on, memory read mode is entered. 4. Tables 6.14 to 6.16 show the AC characteristics. Table 6.14 AC Characteristics in Transition to Memory Read Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep tr tf Min 20 0 0 50 50 70 -- -- Max -- -- -- -- -- -- 30 30 Unit s ns ns ns ns ns ns ns Notes Figure 6.13
Command write A15 A0 tces tceh tnxtc
Memory read mode Address stable
twep tf tr
tds I/O7 I/O0
tdh
Note: Data is latched on the rising edge of
.
Figure 6.13 Timing Waveforms for Memory Read after Memory Write
Rev. 4.00, 05/03, page 165 of 562
Table 6.15 AC Characteristics in Transition from Memory Read Mode to Another Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep tr tf Min 20 0 0 50 50 70 -- -- Max -- -- -- -- -- -- 30 30 Unit s ns ns ns ns ns ns ns Notes Figure 6.14
Memory read mode A15 A0 Address stable
Other mode command write
tnxtc
tces
tceh
twep tf tr
tds
I/O7 I/O0
tdh
Note: Do not enable
and
at the same time.
Figure 6.14 Timing Waveforms in Transition from Memory Read Mode to Another Mode
Rev. 4.00, 05/03, page 166 of 562
Table 6.16 AC Characteristics in Memory Read Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Access time CE output delay time OE output delay time Output disable delay time Data output hold time Symbol tacc tce toe tdf toh Min -- -- -- -- 5 Max 20 150 150 100 -- Unit s ns ns ns ns Notes Figure 6.15 Figure 6.16
A15 A0
Address stable
Address stable
tacc toh
I/O7 I/O0
tacc toh
Figure 6.15 CE and OE Enable State Read Timing Waveforms
A15 A0
Address stable tce toe
Address stable tce toe
tacc toh I/O7 I/O0 tdf
tacc toh
tdf
Figure 6.16 CE and OE Clock System Read Timing Waveforms
Rev. 4.00, 05/03, page 167 of 562
6.10.4
Auto-Program Mode
1. When reprogramming previously programmed addresses, perform auto-erasing before autoprogramming. 2. Perform auto-programming once only on the same address block. It is not possible to program an address block that has already been programmed. 3. In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers. A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses. 4. The lower 7 bits of the transfer address must be low. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged. 5. Memory address transfer is performed in the second cycle (figure 6.17). Do not perform transfer after the third cycle. 6. Do not perform a command write during a programming operation. 7. Perform one auto-program operation for a 128-byte block for each address. Two or more additional programming operations cannot be performed on a previously programmed address block. 8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-program operation end decision pin). 9. Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE. 10. Table 6.17 shows the AC characteristics.
Rev. 4.00, 05/03, page 168 of 562
Table 6.17 AC Characteristics in Auto-Program Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width Status polling start time Status polling access time Address setup time Address hold time Memory write time WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep twsts tspa tas tah twrite tr tf Min 20 0 0 50 50 70 1 -- 0 60 1 -- -- Max -- -- -- -- -- -- -- 150 -- -- 3000 30 30 Unit s ns ns ns ns ns ms ns ns ns ms ns ns Notes Figure 6.17
A15 A0
tces tceh tnxtc
Address stable
tnxtc
tf
twep
tr
tas
tah
Data transfer 1 to 128 bytes
twsts
tspa
tds
tdh
twrite
I/O7
Write operation end decision signal
I/O6 I/O5 I/O0
Write normal end decision signal H'40 H'00
Figure 6.17 Auto-Program Mode Timing Waveforms
Rev. 4.00, 05/03, page 169 of 562
6.10.5
Auto-Erase Mode
1. Auto-erase mode supports only entire memory erasing. 2. Do not perform a command write during auto-erasing. 3. Confirm normal end of auto-erasing by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-erase operation end decision pin). 4. Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE. 5. Table 6.18 shows the AC characteristics. Table 6.18 AC Characteristics in Auto-Erase Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width Status polling start time Status polling access time Memory erase time WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep tests tspa terase tr tf Min 20 0 0 50 50 70 1 -- 100 -- -- Max -- -- -- -- -- -- -- 150 40000 30 30 Unit s ns ns ns ns ns ms ns ms ns ns Notes Figure 6.18
Rev. 4.00, 05/03, page 170 of 562
A15 A0
I/O7
I/O6
;;;
tces tceh tnxtc tnxtc tf twep tr tests tspa tds tdh terase
Erase end decision signal Erase normal end decision signal
I/O5 I/O0
H'20
H'20
H'00
Figure 6.18 Auto-Erase Mode Timing Waveforms 6.10.6 Status Read Mode
1. Status read mode is provided to identify the kind of abnormal end. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode. 2. The return code is retained until a command write other than a status read mode command write is executed. 3. Table 6.19 shows the AC characteristics and 6.20 shows the return codes. Table 6.19 AC Characteristics in Status Read Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C
Item Read time after command write CE hold time CE setup time Data hold time Data setup time Write pulse width OE output delay time Disable delay time CE output delay time WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep toe tdf tce tr tf Min 20 0 0 50 50 70 -- -- -- -- -- Max -- -- -- -- -- -- 150 100 150 30 30 Unit s ns ns ns ns ns ns ns ns ns ns Notes Figure 6.19
Rev. 4.00, 05/03, page 171 of 562
A15 A0
I/O7 /O0
;;;;
tces tceh tnxtc tces tceh tnxtc tnxtc tce tf twep tr tf twep tr toe tds tdh tds tdh tdf
H'71
H'71
Note: I/O2 and I/O3 are undefined.
Figure 6.19 Status Read Mode Timing Waveforms Table 6.20 Status Read Mode Return Codes
Pin Name I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0 Initial Value 0 0 0 0 0 0 0 0 Indications 1: Abnormal end 0: Normal end 1: Command error 0: Otherwise 1: Programming error 0: Otherwise 1: Erasing error 0: Otherwise 1: Over counting of writing or erasing 0: Otherwise 1: Effective address error 0: Otherwise
Rev. 4.00, 05/03, page 172 of 562
6.10.7
Status Polling
1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode. 2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode. Table 6.21 Status Polling Output Truth Table
I/O7 0 1 1 0 I/O6 0 0 1 1 I/O0 to 5 0 0 0 0 Status During internal operation Abnormal end Normal end --
6.10.8
Programmer Mode Transition Time
Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode. Table 6.22 Stipulated Transition Times to Command Wait State
Item Oscillation stabilization time(crystal oscillator) Oscillation stabilization time(ceramic oscillator) Programmer mode setup time Vcc hold time Symbol Tosc1 Tosc1 Tbmv Tdwn Min 10 5 10 0 Max -- -- -- -- Unit ms ms ms ms Notes Figure 6.20
tosc1
Vcc
tbmv
Auto-program mode Auto-erase mode
tdwn
Figure 6.20 Oscillation Stabilization Time, Boot Program Transfer Time, and Power-Down Sequence
Rev. 4.00, 05/03, page 173 of 562
6.10.9
Notes on Memory Programming
1. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming. 2. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.
6.11
Power-Down States for Flash Memory
In user mode, the flash memory will operate in either of the following states: * Normal operating mode The flash memory can be read and written to at high speed. * Power-down operating mode The power supply circuit of the flash memory is partly halted and can be read under low power consumption. * Standby mode All flash memory circuits are halted. Table 6.23 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 s, even when the external clock is being used. Table 6.23 Flash Memory Operating States
Flash Memory Operating State LSI Operating State Active mode Subactive mode Sleep mode Subsleep mode Standby mode Watch mode PDWND = 0 (Initial value) Normal operating mode Power-down mode Normal operating mode Standby mode Standby mode Standby mode PDWND = 1 Normal operating mode Normal operating mode Normal operating mode Standby mode Standby mode Standby mode
Rev. 4.00, 05/03, page 174 of 562
Section 7 RAM
7.1 Overview
The H8/38024, H8/38023, H8/38022, H8/38024S, H8/38023S, and H8/38022S have 1 kbyte of high-speed static RAM on-chip, and the H8/38021, H8/38020, H8/38021S, and H8/38020S have 512 bytes. The RAM is connected to the CPU by a 16-bit data bus, allowing high-speed 2-state access for both byte data and word data. 7.1.1 Block Diagram
Figure 7.1 shows a block diagram of the on-chip RAM.
Internal data bus (upper 8 bits)
Internal data bus (lower 8 bits)
H'FB80 H'FB82
H'FB80 H'FB82
H'FB81 H'FB83
On-chip RAM H'FF7E H'FF7E Even-numbered address H'FF7F Odd-numbered address
Figure 7.1 RAM Block Diagram (H8/38024)
Rev. 4.00, 05/03, page 175 of 562
Rev. 4.00, 05/03, page 176 of 562
Section 8 I/O Ports
8.1 Overview
The LSI is provided with five 8-bit I/O ports, two 4-bit I/O ports, one 3-bit I/O port, one 8-bit input-only port, one 1-bit input-only port, and one 6-bit output-only port. Table 8.1 indicates the functions of each port. Each port has of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits. See section 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulation instructions to write data in PCR or PDR. Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pins, selectable in 4-bit units. Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams. Table 8.1 Port Functions
Function Switching Registers PMR1 TCRF PMR1 AMR PMR1 PMR2 PMR3 ECCR PMR3 PMR3
Port Port 1
Description * * 4-bit I/O port MOS input pull-up option
Pins P17/IRQ3/TMIF P16 P14/IRQ4/ADTRG P13/TMIG
Other Functions External interrupt 3, timer event input pin TMIF None External interrupt 4, A/D converter external trigger Timer G input capture Asynchronous counter event inputs AEVL, AEVH None Timer F output compare output Timer C count up/down selection input
Port 3
* * * *
8-bit I/O port MOS input pull-up option Large-current 1 port* MOS open drain output selectable (only P35)
P37/AEVL P36/AEVH P35 to P33 P32, TMOFH P31, TMOFL P30/UD
Rev. 4.00, 05/03, page 177 of 562
Port Port 4
Description * * 1-bit input port 3-bit I/O port
Pins P43/IRQ0 P42/TXD32 P41/RXD32 P40/SCK32 P57 to P50/ WKP7 to WKP0/ SEG8 to SEG1 P67 to P60/ SEG16 to SEG9
Other Functions External interrupt 0 SCI3 data output (TXD32), data input (RXD32), clock input/output (SCK32) Wakeup input (WKP7 to WKP0), segment output (SEG8 to SEG1) Segment output (SEG16 to SEG9)
Function Switching Registers PMR2 SCR3 SMR3 SPCR PMR5 LPCR
Port 5
* *
8-bit I/O port MOS input pull-up option 8-bit I/O port MOS input pull-up option 8-bit I/O port 8-bit I/O port 6-bit output port
Port 6
* *
LPCR
Port 7 Port 8 Port 9
* * * * *
P77 to P70/ SEG24 to SEG17 P87 to P80/ SEG32 to SEG25 P95 to P92
Segment output (SEG24 to SEG17) Segment output (SEG32 to SEG25) None 10-bit PWM output None Common output (COM4 to COM1) A/D converter analog input (AN7 to AN4) A/D converter analog input (AN3), external interrupt 1, timer event input (TMIC) A/D converter analog input (AN2 to AN0)
LPCR LPCR
High-voltage, large- P91, P90/ 2 PWM2, PWM1 current port* High-voltage port*
2
PMR9
IRQAEC PA3 to PA0/ COM4 to COM1 PB7 to PB4/ AN7 to AN4 PB3/AN3/IRQ1/ TMIC PB2 to PB0/ AN2 to AN0
Port A Port B
4-bit I/O port 8-bit input port
LPCR AMR AMR PMRB TMC AMR
Notes: *1 Applies to the HD64338024, HD64338023, HD64338022, HD64338021, HD64338020, and HD64738024 only. *2 Standard voltage on H8/38024S Group.
Rev. 4.00, 05/03, page 178 of 562
8.2
8.2.1
Port 1
Overview
Port 1 is a 4-bit I/O port. Figure 8.1 shows its pin configuration.
P17/ Port 1 P16 P14/
3/TMIF
4/
P13/TMIG
Figure 8.1 Port 1 Pin Configuration 8.2.2 Register Configuration and Description
Table 8.2 shows the port 1 register configuration. Table 8.2
Name Port data register 1 Port control register 1 Port pull-up control register 1 Port mode register 1 Port mode register 2
Port 1 Registers
Abbr. PDR1 PCR1 PUCR1 PMR1 PMR2 R/W R/W W R/W R/W R/W Initial Value -- -- -- -- H'D8 Address H'FFD4 H'FFE4 H'FFE0 H'FFC8 H'FFC9
Rev. 4.00, 05/03, page 179 of 562
1. Port data register 1 (PDR1)
Bit Initial value Read/Write 7 P17 0 R/W 6 P16 0 R/W 5 -- -- -- 4 P14 0 R/W 3 P13 0 R/W 2 -- -- -- 1 -- -- -- 0 -- -- --
PDR1 is an 8-bit register that stores data for port 1 pins P17, P16, P14, and P13. If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read. 2. Port control register 1 (PCR1)
Bit Initial value Read/Write 7 PCR17 0 W 6 PCR16 0 W 5 -- -- W 4 PCR14 0 W 3 PCR13 0 W 2 -- -- W 1 -- -- W 0 -- -- W
PCR1 is an 8-bit register for controlling whether each of the port 1 pins P17, P16, P14, and P13 functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O pin. PCR1 is a write-only register, which is always read as all 1s.
Rev. 4.00, 05/03, page 180 of 562
3. Port pull-up control register 1 (PUCR1)
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 -- -- W 4 0 R/W 3 0 R/W 2 -- -- W 1 -- -- W 0 -- -- W
PUCR17 PUCR16
PUCR14 PUCR13
PUCR1 controls whether the MOS pull-up of each of the port 1 pins P17, P16, P14, and P13 is on or off. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. 4. Port mode register 1 (PMR1)
Bit Initial value Read/Write 7 IRQ3 0 R/W 6 -- 1 -- 5 -- -- W 4 IRQ4 0 R/W 3 TMIG 0 R/W 2 -- -- W 1 -- 1 -- 0 -- -- W
PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port 1 pins. Bit 7: P17/IRQ3/TMIF pin function switch (IRQ3) This bit selects whether pin P17/IRQ3/TMIF is used as P17 or as IRQ3/TMIF.
Bit 7 IRQ3 0 1 Description Functions as P17 I/O pin Functions as IRQ3/TMIF input pin (initial value)
Note: Rising or falling edge sensing can be designated for IRQ3, TMIF. For details on TMIF settings, see 3. Timer Control Register F (TCRF) in section 9.4.2.
Bit 6: Reserved bit This bit is reserved; it is always read as 1 and cannot be modified. Bit 5: Reserved bit This bit is reserved; it can only be written with 0.
Rev. 4.00, 05/03, page 181 of 562
Bit 4: P14/IRQ4/ADTRG pin function switch (IRQ4) This bit selects whether pin P14/IRQ4/ADTRG is used as P14 or as IRQ4/ADTRG.
Bit 4 IRQ4 0 1 Description Functions as P14 I/O pin Functions as IRQ4/ADTRG input pin (initial value)
Note: For details of ADTRG pin setting, see section 12.3.2, Start of A/D Conversion by External Trigger Input.
Bit 3: P13/TMIG pin function switch (TMIG) This bit selects whether pin P13/TMIG is used as P13 or as TMIG.
Bit 3 TMIG 0 1 Description Functions as P13 I/O pin Functions as TMIG input pin (initial value)
Bits 2 and 0: Reserved bits These bits are reserved; they can only be written with 0. Bit 1: Reserved bit This bit is reserved; it is always read as 1 and cannot be modified. 5. Port mode register 2 (PMR2)
Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 POF1 0 R/W 4 -- 1 -- 3 -- 1 -- 2 WDCKS 0 R/W 1 NCS 0 R/W 0 IRQ0 0 R/W
PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P35 is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P43/IRQ0 pin functions. Upon reset, PMR2 is initialized to H'D8. This section only deals with the bits related to timer G and the watchdog timer. For the functions of the bits, see the descriptions of port 3 (POF1) and port 4 (IRQ0).
Rev. 4.00, 05/03, page 182 of 562
Bit 2: Watchdog timer source clock (WDCKS) This bit selects the watchdog timer source clock.
Bit 2 WDCKS 0 1 Description Selects /8192 Selects W /32 (initial value)
Bit 1: TMIG noise canceller select (NCS) This bit selects controls the noise cancellation circuit of the input capture input signal (TMIG).
Bit 1 NCS 0 1 Description No noise cancellation circuit Noise cancellation circuit (initial value)
Rev. 4.00, 05/03, page 183 of 562
8.2.3
Pin Functions
Table 8.3 shows the port 1 pin functions. Table 8.3
Pin P17/IRQ3/TMIF
Port 1 Pin Functions
Pin Functions and Selection Method The pin function depends on bit IRQ3 in PMR1, bits CKSL2 to CKSL0 in TCRF, and bit PCR17 in PCR1. IRQ3 PCR17 CKSL2 to CKSL0 Pin function 0 * 0 1 Not 0** 1 * 0** IRQ3/TMIF input pin
P17 input pin P17 output pin IRQ3 input pin
Note: When this pin is used as the TMIF input pin, clear bit IEN3 to 0 in IENR1 to disable the IRQ3 interrupt. P16 The pin function depends on bit PCR16 in PCR1. PCR16 Pin function P14/IRQ4 ADTRG 0 P16 input pin 1 P16 output pin
The pin function depends on bit IRQ4 in PMR1, bit TRGE in AMR, and bit PCR14 in PCR1. IRQ4 PCR14 TRGE Pin function 0 * 0 1 0 1 * 1
P14 input pin P14 output pin IRQ4 input pin IRQ4/ADTRG input pin
Note: When this pin is used as the ADTRG input pin, clear bit IEN4 to 0 in IENR1 to disable the IRQ4 interrupt. P13/TMIG The pin function depends on bit TMIG in PMR1 and bit PCR13 in PCR1. TMIG PCR13 Pin function 0 0 1 P13 input pin P13 output pin 1 * TMIG input pin *: Don't care
Rev. 4.00, 05/03, page 184 of 562
8.2.4
Pin States
Table 8.4 shows the port 1 pin states in each operating mode. Table 8.4
Pins
Port 1 Pin States
Reset Sleep Subsleep Standby Watch Subactive Active
P17/IRQ3/TMIF HighRetains Retains impedance previous previous P16 state state P14/IRQ4/ADTRG P13/TMIG
HighRetains Functional Functional impedance* previous state
Note: * A high-level signal is output when the MOS pull-up is in the on state.
8.2.5
MOS Input Pull-Up
Port 1 has a built-in MOS input pull-up function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up function is in the off state after a reset.
PCR1n PUCR1n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7, 6, 4, 3) *: Don't care
Rev. 4.00, 05/03, page 185 of 562
8.3
8.3.1
Port 3
Overview
Port 3 is an 8-bit I/O port, configured as shown in figure 8.2.
P3 7 /AEVL P3 6 /AEVH P3 5 Port 3 P3 4 P3 3 P3 2 /TMOFH P3 1 /TMOFL P3 0 /UD
Figure 8.2 Port 3 Pin Configuration 8.3.2 Register Configuration and Description
Table 8.5 shows the port 3 register configuration. Table 8.5
Name Port data register 3 Port control register 3 Port pull-up control register 3 Port mode register 2 Port mode register 3
Port 3 Registers
Abbr. PDR3 PCR3 PUCR3 PMR2 PMR3 R/W R/W W R/W R/W R/W Initial Value H'00 H'00 H'00 H'D8 -- Address H'FFD6 H'FFE6 H'FFE1 H'FFC9 H'FFCA
Rev. 4.00, 05/03, page 186 of 562
1. Port data register 3 (PDR3)
Bit Initial value Read/Write 7 P3 7 0 R/W 6 P36 0 R/W 5 P35 0 R/W 4 P34 0 R/W 3 P3 3 0 R/W 2 P32 0 R/W 1 P31 0 R/W 0 P30 0 R/W
PDR3 is an 8-bit register that stores data for port 3 pins P37 to P30. If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read. Upon reset, PDR3 is initialized to H'00. 2. Port control register 3 (PCR3)
Bit Initial value Read/Write 7 PCR3 7 0 W 6 PCR3 6 0 W 5 PCR3 5 0 W 4 PCR34 0 W 3 PCR3 3 0 W 2 PCR3 2 0 W 1 PCR31 0 W 0 PCR30 0 W
PCR3 is an 8-bit register for controlling whether each of the port 3 pins P37 to P30 functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin. Upon reset, PCR3 is initialized to H'00. PCR3 is a write-only register, which is always read as all 1s. 3. Port pull-up control register 3 (PUCR3)
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W
PUCR37 PUCR36 PUCR3 5 PUCR34 PUCR3 3 PUCR3 2 PUCR31 PUCR30
PUCR3 controls whether the MOS pull-up of each of the port 3 pins P37 to P30 is on or off. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR3 is initialized to H'00.
Rev. 4.00, 05/03, page 187 of 562
4. Port mode register 2 (PMR2)
Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 POF1 0 R/W 4 -- 1 -- 3 -- 1 -- 2 WDCKS 0 R/W 1 NCS 0 R/W 0 IRQ0 0 R/W
PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P35 is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P43/IRQ0 pin functions. Upon reset, PMR2 is initialized to H'D8. This section only deals with the bit that controls whether the PMOS transistor internal to pin P35 is on or off. For the functions of the other bits, see the descriptions of port 1 (WDCKS and NCS) and port 4 (IRQ0). Bit 5: Pin P35 PMOS transistor control (POF1) This bit selects whether the PMOS transistor of the output buffer for pin P35 is on or off.
Bit 5 POF1 0 1 Description CMOS output NMOS open-drain output (initial value)
Note: The pin is an NMOS open-drain output when this bit is set to 1 and P35 is an output.
Rev. 4.00, 05/03, page 188 of 562
5. Port mode register 3 (PMR3)
Bit Initial value Read/Write 7 AEVL 0 R/W 6 AEVH 0 R/W W W W 5 4 3 2 TMOFH 0 R/W 1 TMOFL 0 R/W 0 UD 0 R/W
PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port 3 pins. Bit 7: P37/AEVL pin function switch (AEVL) This bit selects whether pin P37/AEVL is used as P37 or as AEVL.
Bit 7 AEVL 0 1 Description Functions as P37 I/O pin Functions as AEVL input pin (initial value)
Bit 6: P36/AEVH pin function switch (AEVH) This bit selects whether pin P36/AEVH is used as P36 or as AEVH.
Bit 6 AEVH 0 1 Description Functions as P36 I/O pin Functions as AEVH input pin (initial value)
Bits 5 to 3: Reserved bits These bits are reserved; they can only be written with 0. Bit 2: P32/TMOFH pin function switch (TMOFH) This bit selects whether pin P32/TMOFH is used as P32 or as TMOFH.
Bit 2 TMOFH 0 1 Description Functions as P32 I/O pin Functions as TMOFH output pin (initial value)
Rev. 4.00, 05/03, page 189 of 562
Bit 1: P31/TMOFL pin function switch (TMOFL) This bit selects whether pin P31/TMOFL is used as P31 or as TMOFL.
Bit 1 TMOFL 0 1 Description Functions as P31 I/O pin Functions as TMOFL output pin (initial value)
Bit 0: P30/UD pin function switch (UD) This bit selects whether pin P30/UD is used as P30 or as UD.
Bit 0 UD 0 1 Description Functions as P30 I/O pin Functions as UD input pin (initial value)
Rev. 4.00, 05/03, page 190 of 562
8.3.3
Pin Functions
Table 8.6 shows the port 3 pin functions. Table 8.6
Pin P37/AEVL
Port 3 Pin Functions
Pin Functions and Selection Method The pin function depends on bit AEVL in PMR3 and bit PCR37 in PCR3. AEVL PCR37 Pin function 0 P37 input pin 0 1 P37 output pin 1 * AEVL input pin
P36/AEVH
The pin function depends on bit AEVH in PMR3 and bit PCR36 in PCR3. AEVH PCR36 Pin function 0 P36 input pin 0 1 P36 output pin 1 * AEVH input pin
P35 to P33
The pin function depends on the corresponding bit in PCR3. PCR3n Pin function 0 P3n input pin 1 P3n output pin (n = 5 to 3)
P32/TMOFH
The pin function depends on bit TMOFH in PMR3 and bit PCR32 in PCR3. TMOFH PCR32 Pin function 0 P32 input pin 0 1 P32 output pin 1 * TMOFH output pin
P31/TMOFL
The pin function depends on bit TMOFL in PMR3 and bit PCR31 in PCR3. TMOFL PCR31 Pin function 0 P31 input pin 0 1 P31 output pin 1 * THOFL output pin
P30/UD
The pin function depends on bit UD in PMR3 and bit PCR30 in PCR3. UD PCR30 Pin function 0 P30 input pin 0 1 P30 output pin 1 * UD input pin *: Don't care
Rev. 4.00, 05/03, page 191 of 562
8.3.4
Pin States
Table 8.7 shows the port 3 pin states in each operating mode. Table 8.7
Pins P37/AEVL P36/AEVH P35 P34 P33 P32/TMOFH P31/TMOFL P30/UD
Port 3 Pin States
Reset Highimpedance Sleep Subsleep Standby Watch Subactive Active
Retains Retains previous previous state state
HighRetains Functional Functional impedance* previous state
Note: * A high-level signal is output when the MOS pull-up is in the on state.
8.3.5
MOS Input Pull-Up
Port 3 has a built-in MOS input pull-up function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.
PCR3n PUCR3n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care
Rev. 4.00, 05/03, page 192 of 562
8.4
8.4.1
Port 4
Overview
Port 4 is a 3-bit I/O port and 1-bit input port, configured as shown in figure 8.3.
P4 3 / Port 4
0
P4 2 /TXD32 P4 1 /RXD32 P4 0 /SCK32
Figure 8.3 Port 4 Pin Configuration 8.4.2 Register Configuration and Description
Table 8.8 shows the port 4 register configuration. Table 8.8
Name Port data register 4 Port control register 4 Port mode register 2
Port 4 Registers
Abbr. PDR4 PCR4 PMR2 R/W R/W W R/W Initial Value H'F8 H'F8 H'D8 Address H'FFD7 H'FFE7 H'FFC9
1. Port data register 4 (PDR4)
Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 P43 1 R 2 P4 2 0 R/W 1 P4 1 0 R/W 0 P4 0 R/W
0
PDR4 is an 8-bit register that stores data for port 4 pins P42 to P40. If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read. Upon reset, PDR4 is initialized to H'F8.
Rev. 4.00, 05/03, page 193 of 562
2. Port control register 4 (PCR4)
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 1 2 PCR42 0 W 1 PCR4 1 0 W 0 PCR4 0 0 W
PCR4 is an 8-bit register for controlling whether each of port 4 pins P42 to P40 functions as an input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid when the corresponding pins are designated for general-purpose input/output by SCR3. Upon reset, PCR4 is initialized to H'F8. PCR4 is a write-only register, which is always read as all 1s. 3. Port mode register 2 (PMR2)
Bit Initial value Read/Write 7 1 6 1 5 POF1 0 R/W 1 1 4 3 2 WDCKS 0 R/W 1 NCS 0 R/W 0 IRQ0 0 R/W
PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P35 is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P43/IRQ0 pin functions. Upon reset, PMR2 is initialized to H'D8. This section only deals with the bit that controls switching of the P43/IRQ0 pin functions. For the functions of the other bits, see the descriptions of port 1 (WDCKS and NCS) and port 3 (POF1). Bit 0: P43/IRQ0 pin function switch (IRQ0) This bit selects whether pin P43/IRQ0 is used as P43 or as IRQ0.
Bit 0 IRQ0 0 1 Description Functions as P43 input pin Functions as IRQ0 input pin (initial value)
Rev. 4.00, 05/03, page 194 of 562
8.4.3
Pin Functions
Table 8.9 shows the port 4 pin functions. Table 8.9
Pin P43/IRQ0
Port 4 Pin Functions
Pin Functions and Selection Method The pin function depends on bit IRQ0 in PMR2. IRQ0 Pin function 0 P43 input pin 1 IRQ0 input pin
P42/TXD32
The pin function depends on bit TE in SCR3, bit SPC32 in SPCR, and bit PCR42 in PCR4. SPC32 TE PCR42 Pin function 0 P42 input pin 0 0 1 P42 output pin 1 1 * TXD32 output pin
P41/RXD32
The pin function depends on bit RE in SCR3 and bit PCR41 in PCR4. RE PCR41 Pin function 0 P41 input pin 0 1 P41 output pin 1 * RXD32 input pin
P40/SCK32
The pin function depends on bit CKE1 and CKE0 in SCR3, bit COM in SMR3, and bit PCR40 in PCR4. CKE1 CKE0 COM PCR40 Pin function 0 0 1 0 1 * 0 1 * 1 * * * SCK32 input pin *: Don't care
P40 input pin P40 output pin SCK32 output pin
Rev. 4.00, 05/03, page 195 of 562
8.4.4
Pin States
Table 8.10 shows the port 4 pin states in each operating mode. Table 8.10 Port 4 Pin States
Pins P43/IRQ0 P42/TXD32 P41/RXD32 P40/SCK32 Reset Sleep Subsleep Standby Watch Subactive Active
HighRetains Retains impedance previous previous state state
HighRetains Functional Functional impedance previous state
Rev. 4.00, 05/03, page 196 of 562
8.5
8.5.1
Port 5
Overview
Port 5 is an 8-bit I/O port, configured as shown in figure 8.4.
P57/ P56/ P55/ Port 5 P54/ P53/ P52/ P51/ P50/
7/SEG8 6/SEG7 5/SEG6 4/SEG5 3/SEG4 2/SEG3 1/SEG2 0/SEG1
Figure 8.4 Port 5 Pin Configuration 8.5.2 Register Configuration and Description
Table 8.11 shows the port 5 register configuration. Table 8.11 Port 5 Registers
Name Port data register 5 Port control register 5 Port pull-up control register 5 Port mode register 5 Abbr. PDR5 PCR5 PUCR5 PMR5 R/W R/W W R/W R/W Initial Value H'00 H'00 H'00 H'00 Address H'FFD8 H'FFE8 H'FFE2 H'FFCC
Rev. 4.00, 05/03, page 197 of 562
1. Port data register 5 (PDR5)
Bit Initial value Read/Write 7 P57 0 R/W 6 P56 0 R/W 5 P55 0 R/W 4 P54 0 R/W 3 P53 0 R/W 2 P52 0 R/W 1 P51 0 R/W 0 P50 0 R/W
PDR5 is an 8-bit register that stores data for port 5 pins P57 to P50. If port 5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read. Upon reset, PDR5 is initialized to H'00. 2. Port control register 5 (PCR5)
Bit Initial value Read/Write 7 PCR57 0 W 6 PCR56 0 W 5 PCR55 0 W 4 PCR54 0 W 3 PCR53 0 W 2 PCR52 0 W 1 PCR51 0 W 0 PCR50 0 W
PCR5 is an 8-bit register for controlling whether each of the port 5 pins P57 to P50 functions as an input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the corresponding pins are designated for general-purpose input/output by PMR5 and bits SGS3 to SGS0 in LPCR. Upon reset, PCR5 is initialized to H'00. PCR5 is a write-only register, which is always read as all 1s. 3. Port pull-up control register 5 (PUCR5)
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W
PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 PUCR51 PUCR50
PUCR5 controls whether the MOS pull-up of each of port 5 pins P57 to P50 is on or off. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR5 is initialized to H'00.
Rev. 4.00, 05/03, page 198 of 562
4. Port mode register 5 (PMR5)
Bit Initial value Read/Write 7 WKP7 0 R/W 6 WKP6 0 R/W 5 WKP5 0 R/W 4 WKP4 0 R/W 3 WKP3 0 R/W 2 WKP2 0 R/W 1 WKP1 0 R/W 0 WKP0 0 R/W
PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port 5 pins. Upon reset, PMR5 is initialized to H'00. Bit n: P5n/WKPn/SEGn+1 pin function switch (WKPn) When pin P5n/WKPn/SEGn+1 is not used as SEGn+1, these bits select whether the pin is used as P5n or WKPn.
Bit n WKPn 0 1 Description Functions as P5n I/O pin Functions as WKPn input pin (n = 7 to 0) Note: For use as SEGn+1, see section 13.2.1, LCD Port Control Register (LPCR). (initial value)
Rev. 4.00, 05/03, page 199 of 562
8.5.3
Pin Functions
Table 8.12 shows the port 5 pin functions. Table 8.12 Port 5 Pin Functions
Pin P57/WKP7/ SEG8 to P50/WKP0/ SEG1 P57 to P54 SGS3 to SGS0 Other than 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001 (n = 7 to 4) 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001 * * SEGn+1 output pin (m= 3 to 0) Other than 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000 * * SEGm+1 output pin *: Don't care Pin Functions and Selection Method The pin function depends on bits WKP7 to WKP0 in PMR5, bits PCR57 to PCR50 in PCR5, and bits SGS3 to SGS0 in LPCR.
WKPn PCR5n Pin function 0
0 1 P5n input pin P5n output pin
1 * WKPn input pin
P53 to P50 SGS3 to SGS0
WKPm PCR5m Pin function 0 P5m input pin
0 1 P5m output pin
1 * WKPm output pin
Rev. 4.00, 05/03, page 200 of 562
8.5.4
Pin States
Table 8.13 shows the port 5 pin states in each operating mode. Table 8.13 Port 5 Pin States
Pins P57/WKP7/ SEG8 to P50/ WKP0/SEG1 Reset Sleep Subsleep Standby Watch Subactive Active
HighRetains Retains impedance previous previous state state
HighRetains Functional Functional impedance* previous state
Note: * A high-level signal is output when the MOS pull-up is in the on state. In the HD64F38024 the previous pin state is retained.
8.5.5
MOS Input Pull-Up
Port 5 has a built-in MOS input pull-up function that can be controlled by software. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.
PCR5n PUCR5n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care
Rev. 4.00, 05/03, page 201 of 562
8.6
8.6.1
Port 6
Overview
Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8.5.
P67/SEG16 P66/SEG15 P65/SEG14 Port 6 P64/SEG13 P63/SEG12 P62/SEG11 P61/SEG10 P60/SEG9
Figure 8.5 Port 6 Pin Configuration 8.6.2 Register Configuration and Description
Table 8.14 shows the port 6 register configuration. Table 8.14 Port 6 Registers
Name Port data register 6 Port control register 6 Port pull-up control register 6 Abbr. PDR6 PCR6 PUCR6 R/W R/W W R/W Initial Value H'00 H'00 H'00 Address H'FFD9 H'FFE9 H'FFE3
Rev. 4.00, 05/03, page 202 of 562
1. Port data register 6 (PDR6)
Bit Initial value Read/Write 7 P6 7 0 R/W 6 P66 0 R/W 5 P65 0 R/W 4 P64 0 R/W 3 P6 3 0 R/W 2 P62 0 R/W 1 P61 0 R/W 0 P6 0 0 R/W
PDR6 is an 8-bit register that stores data for port 6 pins P67 to P60. If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read. Upon reset, PDR6 is initialized to H'00. 2. Port control register 6 (PCR6)
Bit Initial value Read/Write 7 PCR67 0 W 6 PCR66 0 W 5 PCR65 0 W 4 PCR64 0 W 3 PCR63 0 W 2 PCR62 0 W 1 PCR61 0 W 0 PCR60 0 W
PCR6 is an 8-bit register for controlling whether each of the port 6 pins P67 to P60 functions as an input pin or output pin. Setting a PCR6 bit to 1 makes the corresponding pin (P67 to P60) an output pin, while clearing the bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR. Upon reset, PCR6 is initialized to H'00. PCR6 is a write-only register, which is always read as all 1s.
Rev. 4.00, 05/03, page 203 of 562
3. Port pull-up control register 6 (PUCR6)
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W
PUCR67 PUCR66 PUCR6 5 PUCR64 PUCR6 3 PUCR6 2 PUCR61 PUCR60
PUCR6 controls whether the MOS pull-up of each of the port 6 pins P67 to P60 is on or off. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR6 is initialized to H'00. 8.6.3 Pin Functions
Table 8.15 shows the port 6 pin functions. Table 8.15 Port 6 Pin Functions
Pin P67/SEG16 to P60/SEG9 Pin Functions and Selection Method The pin function depends on bits PCR67 to PCR60 in PCR6 and bits SGS3 to SGS0 in LPCR. P67 to P64 SGS3 to SGS0 Other than 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011 0 P6n input pin 1 P6n output pin (n = 7 to 4) 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011 * SEGn+9 output pin (m = 3 to 0) Other than 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010 0 P6m input pin 1 P6m output pin 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010 * SEGm+9 output pin *: Don't care
PCR6n Pin function P63 to P60 SGS3 to SGS0
PCR6m Pin function
Rev. 4.00, 05/03, page 204 of 562
8.6.4
Pin States
Table 8.16 shows the port 6 pin states in each operating mode. Table 8.16 Port 6 Pin States
Pin P67/SEG16 to P60/SEG9 Reset Sleep Subsleep Standby Watch Subactive Active
HighRetains Retains impedance previous previous state state
HighRetains Functional Functional impedance* previous state
Note: * A high-level signal is output when the MOS pull-up is in the on state.
8.6.5
MOS Input Pull-Up
Port 6 has a built-in MOS pull-up function that can be controlled by software. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.
PCR6n PUCR6n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care
Rev. 4.00, 05/03, page 205 of 562
8.7
8.7.1
Port 7
Overview
Port 7 is an 8-bit I/O port, configured as shown in figure 8.6.
P77/SEG24 P76/SEG23 P75/SEG22 Port 7 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17
Figure 8.6 Port 7 Pin Configuration 8.7.2 Register Configuration and Description
Table 8.17 shows the port 7 register configuration. Table 8.17 Port 7 Registers
Name Port data register 7 Port control register 7 Abbr. PDR7 PCR7 R/W R/W W Initial Value H'00 H'00 Address H'FFDA H'FFEA
Rev. 4.00, 05/03, page 206 of 562
1. Port data register 7 (PDR7)
Bit Initial value Read/Write 7 P7 7 0 R/W 6 P7 6 0 R/W 5 P75 0 R/W 4 P7 4 0 R/W 3 P73 0 R/W 2 P72 0 R/W 1 P71 0 R/W 0 P70 0 R/W
PDR7 is an 8-bit register that stores data for port 7 pins P77 to P70. If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read. Upon reset, PDR7 is initialized to H'00. 2. Port control register 7 (PCR7)
Bit Initial value Read/Write 7 PCR77 0 W 6 PCR76 0 W 5 PCR75 0 W 4 PCR74 0 W 3 PCR73 0 W 2 PCR72 0 W 1 PCR71 0 W 0 PCR70 0 W
PCR7 is an 8-bit register for controlling whether each of the port 7 pins P77 to P70 functions as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR. Upon reset, PCR7 is initialized to H'00. PCR7 is a write-only register, which is always read as all 1s.
Rev. 4.00, 05/03, page 207 of 562
8.7.3
Pin Functions
Table 8.18 shows the port 7 pin functions. Table 8.18 Port 7 Pin Functions
Pin P77/SEG24 to P70/SEG17 Pin Functions and Selection Method The pin function depends on bits PCR77 to PCR70 in PCR7 and bits SGS3 to SGS0 in LPCR. P77 to P74 SGS3 to SGS0 Other than 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101 0 P7n input pin 1 P7n output pin (n = 7 to 4) 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101 * SEGn+17 output pin (m = 3 to 0) Other than 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100 0 P7m input pin 1 P7m output pin 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100 * SEGm+17 output pin *: Don't care
PCR7n Pin function P73 to P70 SGS3 to SGS0
PCR7m Pin function
8.7.4
Pin States
Table 8.19 shows the port 7 pin states in each operating mode. Table 8.19 Port 7 Pin States
Pins P77/SEG24 to P70/SEG17 Reset Sleep Subsleep Standby Watch Subactive Active
HighRetains Retains impedance previous previous state state
HighRetains Functional Functional impedance previous state
Rev. 4.00, 05/03, page 208 of 562
8.8
8.8.1
Port 8
Overview
Port 8 is an 8-bit I/O port configured as shown in figure 8.7.
P87/SEG32 P86/SEG31 P85/SEG30 Port 8 P84/SEG29 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25
Figure 8.7 Port 8 Pin Configuration 8.8.2 Register Configuration and Description
Table 8.20 shows the port 8 register configuration. Table 8.20 Port 8 Registers
Name Port data register 8 Port control register 8 Abbr. PDR8 PCR8 R/W R/W W Initial Value H'00 H'00 Address H'FFDB H'FFEB
Rev. 4.00, 05/03, page 209 of 562
1. Port data register 8 (PDR8)
Bit Initial value Read/Write 7 P87 0 R/W 6 P86 0 R/W 5 P85 0 R/W 4 P84 0 R/W 3 P83 0 R/W 2 P82 0 R/W 1 P81 0 R/W 0 P8 0 0 R/W
PDR8 is an 8-bit register that stores data for port 8 pins P87 to P80. If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read. Upon reset, PDR8 is initialized to H'00. 2. Port control register 8 (PCR8)
Bit Initial value Read/Write 7 PCR87 0 W 6 PCR86 0 W 5 PCR85 0 W 4 PCR84 0 W 3 PCR83 0 W 2 PCR82 0 W 1 PCR81 0 W 0 PCR80 0 W
PCR8 is an 8-bit register for controlling whether the port 8 pins P87 to P80 functions as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR. Upon reset, PCR8 is initialized to H'00. PCR8 is a write-only register, which is always read as all 1s.
Rev. 4.00, 05/03, page 210 of 562
8.8.3
Pin Functions
Table 8.21 shows the port 8 pin functions. Table 8.21 Port 8 Pin Functions
Pin P87/SEG32 to P80/SEG25 Pin Functions and Selection Method The pin function depends on bits PCR87 to PCR80 in PCR8 and bits SGS3 to SGS0 in LPCR. P87 to P84 SGS3 to SGS0 Other than 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111 0 P8n input pin 1 P8n output pin (n = 7 to 4) 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111 * SEGn+25 output pin (m = 3 to 0) Other than 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110 0 P8m input pin 1 P8m output pin 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110 * SEGm+25 output pin *: Don't care
PCR8n Pin function P83 to P80 SGS3 to SGS0
PCR8m Pin function
8.8.4
Pin States
Table 8.22 shows the port 8 pin states in each operating mode. Table 8.22 Port 8 Pin States
Pins P87/SEG32 to P80/SEG25 Reset Sleep Subsleep Standby Watch Subactive Active
HighRetains Retains impedance previous previous state state
HighRetains Functional Functional impedance previous state
Rev. 4.00, 05/03, page 211 of 562
8.9
8.9.1
Port 9
Overview
Port 9 is a 6-bit output port, configured as shown in figure 8.8.
P95 P94 Port 9 P93 P92 P91/PWM2 P90/PWM1
Figure 8.8 Port 5 Pin Configuration 8.9.2 Register Configuration and Description
Table 8.23 shows the port 9 register configuration. Table 8.23 Port 9 Registers
Name Port data register 9 Port mode register 9 Abbr. PDR9 PMR9 R/W R/W R/W Initial Value H'FF -- Address H'FFDC H'FFEC
1. Port data register 9 (PDR9)
Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 P95 1 R/W 4 P9 4 1 R/W 3 P93 1 R/W 2 P92 1 R/W 1 P91 1 R/W 0 P9 0 1 R/W
PDR9 is an 8-bit register that stores data for port 9 pins P95 to P90. Upon reset, PDR9 is initialized to H'FF.
Rev. 4.00, 05/03, page 212 of 562
2. Port mode register 9 (PMR9)
PMR9 is an 8-bit read/write register controlling the selection of the P90 and P91 pin functions. Bit 3: P92 to P90 step-up circuit control (PIOFF) Bit 3 turns the P92 to P90 step-up circuit on and off. This bit is reserved in the H8/38024S Group.
Bit 3 PIOFF 0 1 Description Large-current port step-up circuit is turned on Large-current port step-up circuit is turned off (initial value)
Note: In the H8/38024 ZTAT version and mask ROM version, and the HD64F38024R, the following precautions should be followed when accessing the PIOFF bit. When turning the voltage boost circuit on or off, always write to the register when the buffer NMOS is off (port data set to 1). Also, when turning on the voltage boost circuit, first clear PIOFF to 0 and then after waiting 30 system clock cycles turn on the buffer NMOS (port data cleared to 0). If 30 system clock cycles have not elapsed the voltage boost circuit will not start operating and it will not be possible to produce a large current flow, resulting in unstable operation. In the HD64F38024, the following precautions should be followed when accessing the PIOFF bit. In the HD64F38024, if port data bits are cleared from 1 to 0 while the PIOFF bit is set to 1, repeated charge-discharge cycles will occur in the voltage boost circuit, causing the current consumption to rise and fall cyclically. The amount of rise in the current consumption in this case is between several tens of A and 100 A above the normal level. Therefore, the following points should be kept in mind. (1) Not Using Subclock Regardless of whether or not port 9 is used, the PIOFF bit should be left at its initial value (0) and not changed. (2) Not Using Port 9 Port data should be used unchanged with the PIOFF bit either at its initial value (0) or set to 1. In the latter case the current consumption will vary, due to the intermittent operation of the voltage boost circuit, by about 1 A (standby mode or watch mode, VCC = 3.0 V, Ta = 25C).
Rev. 4.00, 05/03, page 213 of 562
(3) Using Port 9 with PIOFF Always Cleared to 0 This case applies to instances in which the voltage boost circuit is used constantly to generate a large current glow, or an increase in current consumption due to the operation of the voltage boost circuit is permissible even in the standby mode or watch mode (see (2) above). In this case the PIOFF bit should be left at its initial value (0) and not changed. (4) Using Port 9 with PIOFF Set to 1 This case applies to instances in which it is necessary to change the value of the PIOFF bit due to operating conditions or where it is desirable to keep the PIOFF bit set to 1 because no large current is required (for example, shutting down the voltage boost circuit to reduce current consumption in the watch mode). In this case, clear port data from 1 to 0 only when the PIOFF bit is cleared to 0. Also, if a large current flow is required, the PIOFF bit should be set to 1 and all the port data bits set to 1. Then clear PIOFF to 0 and, after allowing 30 clock cycles to permit stabilization of the voltage boost circuit, clear the port data bits to 0. If time is not provided to allow the voltage boost circuit to stabilize, it will not be possible to produce a large current flow. There are no such restrictions when setting port data bits from 0 to 1, regardless of the size of the current flow. To shut down the voltage boost circuit, set PIOFF to 1 after programming the port data bits. An example of the sequence of steps is provided below. (Example Procedure) Shutting Down the in the Watch Mode without a Large Current Flow to Port 9
Other operation
PIOFF = 0 (voltage boost circuit on)
PDR9 operation or other operation
PIOFF = 1 (voltage boost circuit off) Execute SLEEP instruction
Watch mode
Cancel watch mode
Bit 2: Reserved bit This bit is reserved; it can only be written with 0.
Rev. 4.00, 05/03, page 214 of 562
Bits 1 and 0: P9n/PWM pin function switches These pins select whether pin P9n/PWMn+1 is used as P9n or as PWMn+1.
Bit n WKPn+1 0 1 Description Functions as P9n output pin Functions as PWMn+1 output pin (n = 0 or 1) (initial value)
8.9.3
Pin Functions
Table 8.24 shows the port 9 pin functions. Table 8.24 Port 9 Pin Functions
Pin P91/PWMn+1 to P90/PWMn+1 Pin Functions and Selection Method (n = 1 or 0) PMR9n Pin function 0 P9n output pin 1 PWMn+1 output pin
8.9.4
Pin States
Table 8.25 shows the port 9 pin states in each operating mode. Table 8.25 Port 9 Pin States
Pins P95 to P92 P9n/PWMn+1 to P9n/PWMn+1 Reset Sleep Subsleep Standby Highimpedance Watch Subactive Active
HighRetains Retains impedance previous previous state state
Retains Functional Functional previous state (n = 1 or 0)
Rev. 4.00, 05/03, page 215 of 562
8.10
8.10.1
Port A
Overview
Port A is a 4-bit I/O port, configured as shown in figure 8.9.
PA3/COM4 Port A PA2/COM3 PA1/COM2 PA0/COM1
Figure 8.9 Port A Pin Configuration 8.10.2 Register Configuration and Description
Table 8.26 shows the port A register configuration. Table 8.26 Port A Registers
Name Port data register A Port control register A Abbr. PDRA PCRA R/W R/W W Initial Value H'F0 H'F0 Address H'FFDD H'FFED
1. Port data register A (PDRA)
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 PA 3 0 R/W 2 PA 2 0 R/W 1 PA 1 0 R/W 0 PA 0 0 R/W
PDRA is an 8-bit register that stores data for port A pins PA3 to PA0. If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read. Upon reset, PDRA is initialized to H'F0.
Rev. 4.00, 05/03, page 216 of 562
2. Port control register A (PCRA)
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 PCRA 3 0 W 2 PCRA 2 0 W 1 PCRA 1 0 W 0 PCRA 0 0 W
PCRA controls whether each of port A pins PA3 to PA0 functions as an input pin or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCRA and PDRA settings are valid when the corresponding pins are designated for general-purpose input/output by LPCR. Upon reset, PCRA is initialized to H'F0. PCRA is a write-only register, which is always read as all 1s.
Rev. 4.00, 05/03, page 217 of 562
8.10.3
Pin Functions
Table 8.27 shows the port A pin functions. Table 8.27 Port A Pin Functions
Pin PA3/COM4 Pin Functions and Selection Method The pin function depends on bit PCRA3 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA3 Pin function PA2/COM3 0000 0 PA3 input pin 0000 1 PA3 output pin Not 0000 * COM4 output pin
The pin function depends on bit PCRA2 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA2 Pin function 0000 0 PA2 input pin 0000 1 PA2 output pin Not 0000 * COM3 output pin
PA1/COM2
The pin function depends on bit PCRA1 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA1 Pin function 0000 0 PA1 input pin 0000 1 PA1 output pin Not 0000 * COM2 output pin
PA0/COM1
The pin function depends on bit PCRA0 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA0 Pin function 0 PA0 input pin 0000 1 PA0 output pin Not 0000 * COM1 output pin *: Don't care
Rev. 4.00, 05/03, page 218 of 562
8.10.4
Pin States
Table 8.28 shows the port A pin states in each operating mode. Table 8.28 Port A Pin States
Pins PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 Reset Sleep Subsleep Standby Watch Subactive Active
HighRetains Retains impedance previous previous state state
HighRetains Functional Functional impedance previous state
Rev. 4.00, 05/03, page 219 of 562
8.11
8.11.1
Port B
Overview
Port B is an 8-bit input-only port, configured as shown in figure 8.10.
PB7/AN7 PB6/AN6 PB5/AN5 Port B PB4/AN4 PB3/AN3/ PB2/AN2 PB1/AN1 PB0/AN0
1/TMIC
Figure 8.10 Port B Pin Configuration 8.11.2 Register Configuration and Description
Table 8.29 shows the port B register configuration. Table 8.29 Port B Register
Name Port data register B Port mode register B Abbr. PDRB PMRB R/W R R/W Initial Value -- H'F7 Address H'FFDE H'FFEE
1. Port Data Register B (PDRB)
Bit 7 PB7 Read/Write R 6 PB6 R 5 PB5 R 4 PB4 R 3 PB3 R 2 PB2 R 1 PB1 R 0 PB 0 R
Reading PDRB always gives the pin states. However, if a port B pin is selected as an analog input channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of the input voltage.
Rev. 4.00, 05/03, page 220 of 562
2. Port mode register B (PMRB)
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 IRQ1 0 R/W 1 1 1 2 1 0
PMRB is an 8-bit read/write register controlling the selection of the PB3 pin function. Upon reset, PMRB is initialized to H'F7. Bits 7 to 4 and 2 to 0: Reserved bits Bits 7 to 4 and 2 to 0 are reserved; they are always read as 1 and cannot be modified. Bit 3: PB3/AN3/IRQ1 pin function switch (IRQ1) These bits select whether pin PB3/AN3/IRQ1 is used as PB3/AN3 or as IRQ1/TMIC.
Bit 3 IRQ1 0 1 Description Functions as PB3/AN3 input pin Functions as IRQ1/TMIC input pin (initial value)
Note: Rising or falling edge sensing can be selected for the IRQ1/TMIC pin.
For TMIC pin setting, see section 9.3.2 (1), Timer Mode Register C (TMC). 8.11.3 Pin Functions
Table 8.30 shows the port B pin functions.
Rev. 4.00, 05/03, page 221 of 562
Table 8.30 Port B Pin Functions
Pin PB7/AN7 Pin Functions and Selection Method The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function PB6/AN6 Not 1011 PB7 input pin 1011 AN7 input pin
The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function Not 1010 PB6 input pin 1010 AN6 input pin
PB5/AN5
The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function Not 1001 PB5 input pin 1001 AN5 input pin
PB4/AN4
The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function Not 1000 PB4 input pin 1000 AN4 input pin
PB3/AN3/IRQ1/ TMIC
The pin function depends on bits CH3 to CH0 in AMR and bit IRQ1 in PMRB and bits TMC2 to TMC0 in TMC. IRQ1 CH3 to CH0 TMC2 to TMC0 Pin function Not 0111 * 0 0111 Not 111 1 * 111 TMIC input pin
PB3 input pin AN3 input pin IRQ1 input pin
Note: When this pin is used as the TMIC input pin, clear IEN1 to 0 in IENR1 to disable the IRQ1 interrupt. PB2/AN2 The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function PB1/AN1 Not 0110 PB2 input pin 0110 AN2 input pin
The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function Not 0101 PB1 input pin Not 0000 AN1 input pin
Rev. 4.00, 05/03, page 222 of 562
Pin PB0/AN0
Pin Functions and Selection Method The pin function depends on bits CH3 to CH0 in AMR. CH3 to CH0 Pin function Not 0100 PB0 input pin 0100 AN0 input pin *: Don't care
8.12
8.12.1
Input/Output Data Inversion Function
Overview
With input pin RXD32 and output pin TXD32, the data can be handled in inverted form.
SCINV2
P41/RXD32
RXD32
SCINV3
P42/TXD32
TXD32
Figure 8.11 Input/Output Data Inversion Function 8.12.2 Register Configuration and Descriptions
Table 8.31 shows the registers used by the input/output data inversion function. Table 8.31 Register Configuration
Name Serial port control register Abbr. SPCR R/W R/W Address H'FF91
Rev. 4.00, 05/03, page 223 of 562
Serial Port Control Register (SPCR)
Bit Initial value Read/Write 7 1 6 1 5 SPC32 0 R/W W 4 3 0 R/W 2 0 R/W W W 1 0
SCINV3 SCINV2
SPCR is an 8-bit readable/writable register that performs RXD32 and TXD32 pin input/output data inversion switching. Bits 7 and 6: Reserved bits Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified. Bit 5: P42/TXD32 pin function switch (SPC32) This bit selects whether pin P42/TXD32 is used as P42 or as TXD32.
Bit 5 SPC32 0 1 Description Functions as P42 I/O pin Functions as TXD32 output pin* (initial value)
Note: * Set the TE bit in SCR3 after setting this bit to 1.
Bit 4: Reserved bit Bit 4 is reserved; it can only be written with 0. Bit 3: TXD32 pin output data inversion switch Bit 3 specifies whether or not TXD32 pin output data is to be inverted.
Bit 3 SCINV3 0 1 Description TXD32 output data is not inverted TXD32 output data is inverted (initial value)
Rev. 4.00, 05/03, page 224 of 562
Bit 2: RXD32 pin input data inversion switch Bit 2 specifies whether or not RXD32 pin input data is to be inverted.
Bit 2 SCINV2 0 1 Description RXD32 input data is not inverted RXD32 input data is inverted (initial value)
Bits 1 and 0: Reserved bits Bits 1 and 0 are reserved; they can only be written with 0. 8.12.3 Note on Modification of Serial Port Control Register
When a serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying a serial port control register, do so in a state in which data changes are invalidated.
8.13
8.13.1
Application Note
The Management of the Un-Use Terminal
If an I/O pin not used by the user system is floating, pull it up or down. * If an unused pin is an input pin, handle it in one of the following ways: Pull it up to VCC with an on-chip pull-up MOS. Pull it up to VCC with an external resistor of approximately 100 k. Pull it down to VSS with an external resistor of approximately 100 k. For a pin also used by the A/D converter, pull it up to AVCC. * If an unused pin is an output pin, handle it in one of the following ways: Set the output of the unused pin to high and pull it up to VCC with an on-chip pull-up MOS. Set the output of the unused pin to high and pull it up to VCC with an external resistor of approximately 100 k. Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 k.
Rev. 4.00, 05/03, page 225 of 562
Rev. 4.00, 05/03, page 226 of 562
Section 9 Timers
9.1 Overview
The H8/38024 Group provides six timers: timers A, C, F, G, and a watchdog timer, and an asynchronous event counter. The functions of these timers are outlined in table 9.1. Table 9.1
Name Timer A
Timer Functions
Functions * * * 8-bit timer Interval function Time base 8-bit timer Interval function Event counting function Up-count/down-count selectable 16-bit timer Event counting function Also usable as two independent 8-bit timers Output compare output function 8-bit timer Input capture function Interval function /2 to /64, W/4 (4 choices) TMIG -- Counter clearing option Built-in capture input signal noise canceler /8192 W /32 /2 to /8 (3 choices) -- -- /4 to /32, w/4 (4 choices) TMIF TMOFL TMOFH Internal Clock /8 to /8192 (8 choices) w/128 (choice of 4 overflow periods) /4 to /8192, W/4 (7 choices) TMIC -- Up-count/ down-count controllable by software or hardware Event Input Pin -- Waveform Output Pin -- Remarks
Timer C
* * * *
Timer F
* * * *
Timer G
* * *
Watchdog timer
*
Reset signal generated when 8-bit counter overflows 16-bit counter Also usable as two independent 8-bit counters Counts events asynchronous to and w Can count asynchronous events (rising/falling/both edges) independ-ently of the MCU's internal clock
Asynchro- * nous event * counter * *
AEVL AEVH IRQAEC
--
Rev. 4.00, 05/03, page 227 of 562
9.2
9.2.1
Timer A
Overview
Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. The clock time-base function is available when a 32.768 kHz crystal oscillator is connected. 1. Features Features of timer A are given below. * Choice of eight internal clock sources (/8192, /4096, /2048, /512, /256, /128, /32, /8). * Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz crystal oscillator). * An interrupt is requested when the counter overflows. * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 228 of 562
2. Block diagram Figure 9.1 shows a block diagram of timer A.
W
1/4
W /4
PSW
TMA
W/128
TCA
128*
/8192, /4096, /2048, /512, /256, /128, /32, /8
PSS IRRTA Notation: TMA: TCA: IRRTA: PSW: PSS: Timer mode register A Timer counter A Timer A overflow interrupt request flag Prescaler W Prescaler S
W /128)
Note: * Can be selected only when the prescaler W output (
is used as the TCA input clock.
Figure 9.1 Block Diagram of Timer A
Rev. 4.00, 05/03, page 229 of 562
256*
64*
8*
Internal data bus
3. Register configuration Table 9.2 shows the register configuration of timer A. Table 9.2
Name Timer mode register A Timer counter A Clock stop register 1
Timer A Registers
Abbr. TMA TCA CKSTPR1 R/W R/W R R/W Initial Value -- H'00 H'FF Address H'FFB0 H'FFB1 H'FFFA
9.2.2
Register Descriptions
1. Timer mode register A (TMA)
Bit Initial value Read/Write W W W 7 6 5 4 1 3 TMA3 0 R/W 2 TMA2 0 R/W 1 TMA1 0 R/W 0 TMA0 0 R/W
TMA is an 8-bit read/write register for selecting the prescaler, and input clock. Bits 7 to 5: Reserved bits Bits 7 to 5 are reserved; only 0 can be written to these bits. Bit 4: Reserved bit Bit 4 is reserved; it is always read as 1, and cannot be modified.
Rev. 4.00, 05/03, page 230 of 562
Bits 3 to 0: Internal clock select (TMA3 to TMA0) Bits 3 to 0 select the clock input to TCA. The selection is made as follows.
Description Bit 3 TMA3 0 Bit 2 TMA2 0 Bit 1 TMA1 0 1 1 0 1 1 0 0 1 1 0 1 Bit 0 TMA0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Prescaler and Divider Ratio or Overflow Period PSS, /8192 PSS, /4096 PSS, /2048 PSS, /512 PSS, /256 PSS, /128 PSS, /32 PSS, /8 PSW, 1 s PSW, 0.5 s PSW, 0.25 s PSW, 0.03125 s PSW and TCA are reset Clock time base (when using 32.768 kHz) Function
(initial value) Interval timer
Rev. 4.00, 05/03, page 231 of 562
2. Timer counter A (TCA)
Bit Initial value Read/Write 7 TCA7 0 R 6 TCA6 0 R 5 TCA5 0 R 4 TCA4 0 R 3 TCA3 0 R 2 TCA2 0 R 1 TCA1 0 R 0 TCA0 0 R
TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1. TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11. Upon reset, TCA is initialized to H'00. 3. Clock stop register 1 (CKSTPR1)
Bit: Initial value: Read/Write: 7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules. Bit 0: Timer A module standby mode control (TACKSTP) Bit 0 controls setting and clearing of module standby mode for timer A.
TACKSTP 0 1 Description Timer A is set to module standby mode Timer A module standby mode is cleared (initial value)
Rev. 4.00, 05/03, page 232 of 562
9.2.3
Timer Operation
1. Interval timer operation When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer. Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and interval timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected. After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 in interrupt enable register 1 (IENR1), a CPU interrupt is requested.* At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses. Note: * For details on interrupts, see section 3.3, Interrupts. 2. Real-time clock time base operation When bit TMA3 in TMA is set to 1, timer A functions as a real-time clock time base by counting clock signals output by prescaler W. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00. 9.2.4 Timer A Operation States
Table 9.3 summarizes the timer A operation states. Table 9.3 Timer A Operation States
Reset Active Reset Sleep Watch Subactive Halted Subsleep Halted Standby Halted Module Standby Halted Halted Retained
Operation Mode TCA Interval
Functions Functions Halted
Clock time base Reset TMA Reset
Functions Functions Functions Functions Functions Halted Functions Retained Retained Functions Retained Retained
Note: When the real-time clock time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of 1/ (s) in the count cycle.
Rev. 4.00, 05/03, page 233 of 562
9.2.5
Application Note
When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (TMA3) of the timer mode register A (TMA) cannot be rewritten. Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit 3 (TMA3) of the timer mode register A (TMA).
9.3
9.3.1
Timer C
Overview
Timer C is an 8-bit timer that increments or decrements each time a clock pulse is input. This timer has two operation modes, interval and auto reload. 1. Features Features of timer C are given below. * Choice of seven internal clock sources (/8192, /2048, /512, /64, /16, /4, W/4) or an external clock (can be used to count external events). * An interrupt is requested when the counter overflows. * Up/down-counter switching is possible by hardware or software. * Subactive mode or subsleep mode operation is possible when W/4 is selected as the internal clock, or when an external clock is selected. * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 234 of 562
2. Block diagram Figure 9.2 shows a block diagram of timer C.
TMC
UD
TCC PSS TMIC TLC
W/4
IRRTC Notation: TMC : Timer mode register C TCC : Timer counter C : Timer load register C TLC IRRTC : Timer C overflow interrupt request flag PSS : Prescaler S
Figure 9.2 Block Diagram of Timer C 3. Pin configuration Table 9.4 shows the timer C pin configuration. Table 9.4
Name Timer C event input Timer C up/down select
Pin Configuration
Abbr. TMIC UD I/O Input Input Function Input pin for event input to TCC Timer C up/down-count selection
Rev. 4.00, 05/03, page 235 of 562
Internal data bus
4. Register configuration Table 9.5 shows the register configuration of timer C. Table 9.5
Name Timer mode register C Timer counter C Timer load register C Clock stop register 1
Timer C Registers
Abbr. TMC TCC TLC CKSTPR1 R/W R/W R W R/W Initial Value H'18 H'00 H'00 H'FF Address H'FFB4 H'FFB5 H'FFB5 H'FFFA
9.3.2
Register Descriptions
1. Timer mode register C (TMC)
Bit Initial value Read/Write 7 TMC7 0 R/W 6 TMC6 0 R/W 5 TMC5 0 R/W 1 1 4 3 2 TMC2 0 R/W 1 TMC1 0 R/W 0 TMC0 0 R/W
TMC is an 8-bit read/write register for selecting the auto-reload function and input clock, and performing up/down-counter control. Upon reset, TMC is initialized to H'18. Bit 7: Auto-reload function select (TMC7) Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.
Bit 7 TMC7 0 1 Description Interval timer function selected Auto-reload function selected (initial value)
Rev. 4.00, 05/03, page 236 of 562
Bits 6 and 5: Counter up/down control (TMC6, TMC5) Selects whether TCC up/down control is performed by hardware using UD pin input, or whether TCC functions as an up-counter or a down-counter.
Bit 6 TMC6 0 0 1 Bit 5 TMC5 0 1 * Description TCC is an up-counter TCC is a down-counter Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter *: Don't care (initial value)
Bits 4 and 3: Reserved bits Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified. Bits 2 to 0: Clock select (TMC2 to TMC0) Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling edge can be selected.
Bit 2 TMC2 0 0 0 0 1 1 1 1 Bit 1 TMC1 0 0 1 1 0 0 1 1 Bit 0 TMC0 0 1 0 1 0 1 0 1 Description Internal clock: /8192 Internal clock: /2048 Internal clock: /512 Internal clock: /64 Internal clock: /16 Internal clock: /4 Internal clock: W /4 External event (TMIC): rising or falling edge* (initial value)
Note: * The edge of the external event signal is selected by bit IEG1 in the IRQ edge select register (IEGR). See 1. IRQ edge select register (IEGR) in section 3.3.2 for details. IRQ1 in port mode register B (PMRB) must be set to 1 before setting 111 in bits TMC2 to TMC0.
Rev. 4.00, 05/03, page 237 of 562
2. Timer counter C (TCC)
Bit Initial value Read/Write 7 TCC7 0 R 6 TCC6 0 R 5 TCC5 0 R 4 TCC4 0 R 3 TCC3 0 R 2 TCC2 0 R 1 TCC1 0 R 0 TCC0 0 R
TCC is an 8-bit read-only up/down-counter, which is incremented or decremented by internal clock or external event input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time. When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'00 to H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1. TCC is allocated to the same address as TLC. Upon reset, TCC is initialized to H'00. 3. Timer load register C (TLC)
Bit Initial value Read/Write 7 TLC7 0 W 6 TLC6 0 W 5 TLC5 0 W 4 TLC4 0 W 3 TLC3 0 W 2 TLC2 0 W 1 TLC1 0 W 0 TLC0 0 W
TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC). When a reload value is set in TLC, the same value is loaded into timer counter C as well, and TCC starts counting up/down from that value. When TCC overflows or underflows during operation in auto-reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow period can be set within the range of 1 to 256 input clocks. The same address is allocated to TLC as to TCC. Upon reset, TLC is initialized to H'00.
Rev. 4.00, 05/03, page 238 of 562
4. Clock stop register 1 (CKSTPR1)
Bit: Initial value: Read/Write: 7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer C is described here. For details of the other bits, see the sections on the relevant modules. Bit 1: Timer C module standby mode control (TCCKSTP) Bit 1 controls setting and clearing of module standby mode for timer C.
TCCKSTP 0 1 Description Timer C is set to module standby mode Timer C module standby mode is cleared (initial value)
9.3.3
Timer Operation
1. Interval timer operation When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer. Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting as an interval up-counter without halting immediately after a reset. The timer C operating clock is selected from seven internal clock signals output by prescalers S and W, or an external clock input at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC. TCC up/down-count control can be performed either by software or hardware. The selection is made by bits TMC6 and TMC5 in TMC. After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C to overflow (underflow), setting bit IRRTC in IRR2 to 1. If IENTC = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested. At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) again. During interval timer operation (TMC7 = 0), when a value is set in timer load register C (TLC), the same value is set in TCC. Note: For details on interrupts, see section 3.3, Interrupts.
Rev. 4.00, 05/03, page 239 of 562
2. Auto-reload timer operation Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, the same value is loaded into TCC, becoming the value from which TCC starts its count. After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow/underflow. The TLC value is then loaded into TCC, and the count continues from that value. The overflow/underflow period can be set within a range from 1 to 256 input clocks, depending on the TLC value. The clock sources, up/down control, and interrupts in auto-reload mode are the same as in interval mode. In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is also set in TCC. 3. Event counter operation Timer C can operate as an event counter, counting rising or falling edges of an external event signal input at pin TMIC. External event counting is selected by setting bits TMC2 to TMC0 in timer mode register C (TMC) to all 1s (111). TCC counts up/down at the rising/falling edge of an external event signal input at pin TMIC. When timer C is used to count external event input, bit IRQ1 in PMRB should be set to 1 and bit IEN1 in IENR1 cleared to 0 to disable interrupt IRQ1 requests. 4. TCC up/down control by hardware With timer C, TCC up/down control can be performed by UD pin input. When bit TMC6 in TMC is set to 1, TCC functions as an up-counter when UD pin input is low, and as a down-counter when high. When using UD pin input, set bit UD in PMR3 to 1.
Rev. 4.00, 05/03, page 240 of 562
9.3.4
Timer C Operation States
Table 9.6 summarizes the timer C operation states. Table 9.6 Timer C Operation States
Reset Reset Reset Reset Active Sleep Watch Subactive Subsleep Standby Module Standby Halted Halted Retained
Operation Mode TCC Interval Auto reload TMC
Functions Functions Halted Functions Functions Halted Functions Retained Retained
Functions/ Functions/ Halted Halted* Halted* Functions/ Functions/ Halted Halted* Halted* Functions Retained Retained
Note: * When w/4 is selected as the TCC internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ (s). When the counter is operated in subactive mode or subsleep mode, either select w/4 as the internal clock or select an external clock. The counter will not operate on any other internal clock. If w/4 is selected as the internal clock for the counter when w/8 has been selected as subclock SUB, the lower 2 bits of the counter operate on the same cycle, and the operation of the least significant bit is unrelated to the operation of the counter.
Rev. 4.00, 05/03, page 241 of 562
9.4
9.4.1
Timer F
Overview
Timer F is a 16-bit timer with a built-in output compare function. As well as counting external events, timer F also provides for counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Timer F can also be used as two independent 8-bit timers (timer FH and timer FL). 1. Features Features of timer F are given below. * Choice of four internal clock sources (/32, /16, /4, w/4) or an external clock (can be used as an external event counter) * TMOFH/TMOFL pin toggle output provided using a single compare match signal (toggle output initial value can be set) * Counter resetting by a compare match signal * Two interrupt sources: one compare match, one overflow * Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode).
Timer FL 8-Bit Timer/Event Counter
Timer FH 8-Bit Timer* Internal clock Event input Toggle output Counter reset Interrupt sources Choice of 4 (/32, /16, /4, w/4) -- One compare match signal, output to TMOFH pin(initial value settable) One compare match One overflow
TMIF pin One compare match signal, output to TMOFL pin (initial value settable)
Counter can be reset by compare match signal
Note: * When timer F operates as a 16-bit timer, it operates on the timer FL overflow signal.
* Operation in watch mode, subactive mode, and subsleep mode When w/4 is selected as the internal clock, timer F can operate in watch mode, subactive mode, and subsleep mode. * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 242 of 562
2. Block diagram Figure 9.3 shows a block diagram of timer F.
PSS
IRRTFL
TCRF
W/4 TMIF
TCFL Toggle circuit
TMOFL
Comparator
OCRFL
TCFH Toggle circuit
TMOFH
Comparator
Match
OCRFH
TCSRF IRRTFH Notation: TCRF: TCFH: TCFL: Timer control register F 8-bit timer counter FH 8-bit timer counter FL TCSRF: Timer control/status register F
OCRFH: Output compare register FH OCRFL: Output compare register FL IRRTFH: Timer FH interrupt request flag IRRTFL: Timer FL interrupt request flag PSS: Prescaler S
Figure 9.3 Block Diagram of Timer F
Rev. 4.00, 05/03, page 243 of 562
Internal data bus
3. Pin configuration Table 9.7 shows the timer F pin configuration. Table 9.7
Name Timer F event input Timer FH output Timer FL output
Pin Configuration
Abbr. TMIF TMOFH TMOFL I/O Input Output Output Function Event input pin for input to TCFL Timer FH toggle output pin Timer FL toggle output pin
4. Register configuration Table 9.8 shows the register configuration of timer F. Table 9.8
Name Timer control register F Timer control/status register F 8-bit timer counter FH 8-bit timer counter FL Output compare register FH Output compare register FL Clock stop register 1
Timer F Registers
Abbr. TCRF TCSRF TCFH TCFL OCRFH OCRFL CKSTPR1 R/W W R/W R/W R/W R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'FF H'FF H'FF Address H'FFB6 H'FFB7 H'FFB8 H'FFB9 H'FFBA H'FFBB H'FFFA
Rev. 4.00, 05/03, page 244 of 562
9.4.2
Register Descriptions
1. 16-bit timer counter (TCF) 8-bit timer counter (TCFH) 8-bit timer counter (TCFL)
TCF Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial value: Read/Write:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W TCFH TCFL
TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters. TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface. TCFH and TCFL are each initialized to H'00 upon reset. a. 16-bit mode (TCF) When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF. TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU. b. 8-bit mode (TCFL/TCFH) When CKSH2 is set to 1 in TCRF, TCFH, and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF. TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF. When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.
Rev. 4.00, 05/03, page 245 of 562
2. 16-bit output compare register (OCRF) 8-bit output compare register (OCRFH) 8-bit output compare register (OCRFL)
OCRF Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial value: Read/Write:
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W OCRFH OCRFL
OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers. OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface. OCRFH and OCRFL are each initialized to H'FF upon reset. a. 16-bit mode (OCRF) When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set (high or low) by means of TOLH in TCRF. b. 8-bit mode (OCRFH/OCRFL) When CKSH2 is set to 1 in TCRF, OCRFH, and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF.
Rev. 4.00, 05/03, page 246 of 562
3. Timer control register F (TCRF)
Bit: 7
TOLH
6
CKSH2
5
CKSH1
4
CKSH0
3
TOLL
2
CKSL2
1
CKSL1
0
CKSL0
Initial value: Read/Write:
0 W
0 W
0 W
0 W
0 W
0 W
0 W
0 W
TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources or external event input, and sets the output level of the TMOFH and TMOFL pins. TCRF is initialized to H'00 upon reset. Bit 7: Toggle output level H (TOLH) Bit 7 sets the TMOFH pin output level. The output level is effective immediately after this bit is written.
Bit 7 TOLH 0 1 Description Low level High level (initial value)
Bits 6 to 4: Clock select H (CKSH2 to CKSH0) Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or TCFL overflow.
Bit 6 CKSH2 0 0 0 0 1 1 1 1 Bit 5 CKSH1 0 0 1 1 0 0 1 1 Bit 4 CKSH0 0 1 0 1 0 1 0 1 Use prohibited Internal clock: counting on /32 Internal clock: counting on /16 Internal clock: counting on /4 Internal clock: counting on w/4 Description 16-bit mode, counting on TCFL overflow signal (initial value)
Rev. 4.00, 05/03, page 247 of 562
Bit 3: Toggle output level L (TOLL) Bit 3 sets the TMOFL pin output level. The output level is effective immediately after this bit is written.
Bit 3 TOLL 0 1 Description Low level High level (initial value)
Bits 2 to 0: Clock select L (CKSL2 to CKSL0) Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or external event input.
Bit 2 CKSL2 0 0 0 0 1 1 1 1 Bit 1 CKSL1 0 0 1 1 0 0 1 1 Bit 0 CKSL0 0 1 0 1 0 1 0 1 Use prohibited Internal clock: counting on /32 Internal clock: counting on /16 Internal clock: counting on /4 Internal clock: counting on w/4 Description Counting on external event (TMIF) rising/falling edge* (initial value)
Note: * External event edge selection is set by IEG3 in the IRQ edge select register (IEGR). For details, see 1. IRQ edge select register (IEGR) in section 3.3.2. Note that the timer F counter may increment if the setting of IRQ3 in port mode register 1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to change the TMIF pin function.
Rev. 4.00, 05/03, page 248 of 562
4. Timer control/status register F (TCSRF)
Bit: Initial value: Read/Write: 7
OVFH
6
CMFH
5
OVIEH
4
CCLRH
3
OVFL
2
CMFL
1
OVIEL
0
CCLRL
0 R/(W)*
0 R/(W)*
0 R/W
0 R/W
0 R/(W)*
0 R/(W)*
0 R/W
0 R/W
Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.
TCSRF is an 8-bit read/write register that performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests. TCSRF is initialized to H'00 upon reset. Bit 7: Timer overflow flag H (OVFH) Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.
Bit 7 OVFH 0 1 Description Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH Setting condition: Set when TCFH overflows from H'FF to H'00 (initial value)
Bit 6: Compare match flag H (CMFH) Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by hardware and cleared by software. It cannot be set by software.
Bit 6 CMFH 0 1 Description Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH Setting condition: Set when the TCFH value matches the OCRFH value (initial value)
Rev. 4.00, 05/03, page 249 of 562
Bit 5: Timer overflow interrupt enable H (OVIEH) Bit 5 selects enabling or disabling of interrupt generation when TCFH overflows.
Bit 5 OVIEH 0 1 Description TCFH overflow interrupt request is disabled TCFH overflow interrupt request is enabled (initial value)
Bit 4: Counter clear H (CCLRH) In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match. In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.
Bit 4 CCLRH 0 1 Description 16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled 16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled (initial value)
Bit 3: Timer overflow flag L (OVFL) Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.
Bit 3 OVFL 0 1 Description Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL Setting condition: Set when TCFL overflows from H'FF to H'00 (initial value)
Rev. 4.00, 05/03, page 250 of 562
Bit 2: Compare match flag L (CMFL) Bit 2 is a status flag indicating that TCFL has matched OCRFL. This flag is set by hardware and cleared by software. It cannot be set by software.
Bit 2 CMFL 0 1 Description Clearing condition: After reading CMFL = 1, cleared by writing 0 to CMFL Setting condition: Set when the TCFL value matches the OCRFL value (initial value)
Bit 1: Timer overflow interrupt enable L (OVIEL) Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.
Bit 1 OVIEL 0 1 Description TCFL overflow interrupt request is disabled TCFL overflow interrupt request is enabled (initial value)
Bit 0: Counter clear L (CCLRL) Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.
Bit 0 CCLRL 0 1 Description TCFL clearing by compare match is disabled TCFL clearing by compare match is enabled (initial value)
Rev. 4.00, 05/03, page 251 of 562
5. Clock stop register 1 (CKSTPR1)
Bit: Initial value: Read/Write: 7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer F is described here. For details of the other bits, see the sections on the relevant modules. Bit 2: Timer F module standby mode control (TFCKSTP) Bit 2 controls setting and clearing of module standby mode for timer F.
TFCKSTP 0 1 Description Timer F is set to module standby mode Timer F module standby mode is cleared (initial value)
9.4.3
CPU Interface
TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip peripheral modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses an 8-bit temporary register (TEMP). In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 bits at a time (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte. Data will not be transferred correctly if only the upper byte or only the lower byte is accessed. In 8-bit mode, there are no restrictions on the order of access. 1. Write access Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Next, write access to the lower byte results in transfer of the data in TEMP to the upper register byte, and direct transfer of the lower-byte write data to the lower register byte.
Rev. 4.00, 05/03, page 252 of 562
Figure 9.4 shows an example in which H'AA55 is written to TCF.
Write to upper byte Module data bus
CPU (H'AA)
Bus interface
TEMP (H'AA)
TCFH ( )
TCFL ( )
Write to lower byte Module data bus
CPU (H'55)
Bus interface
TEMP (H'AA)
TCFH (H'AA)
TCFL (H'55)
Figure 9.4 Write Access to TCF (CPU TCF)
Rev. 4.00, 05/03, page 253 of 562
2. Read access In access to TCF, when the upper byte is read the upper-byte data is transferred directly to the CPU and the lower-byte data is transferred to TEMP. Next, when the lower byte is read, the lower-byte data in TEMP is transferred to the CPU. In access to OCRF, when the upper byte is read the upper-byte data is transferred directly to the CPU. When the lower byte is read, the lower-byte data is transferred directly to the CPU. Figure 9.5 shows an example in which TCF is read when it contains H'AAFF.
Read upper byte Module data bus
CPU (H'AA)
Bus interface
TEMP (H'FF)
TCFH (H'AA)
TCFL (H'FF)
Read lower byte Module data bus
CPU (H'FF)
Bus interface
TEMP (H'FF)
TCFH (AB)*
TCFL (00)*
Note: * H'AB00 if counter has been updated once.
Figure 9.5 Read Access to TCF (TCF CPU)
Rev. 4.00, 05/03, page 254 of 562
9.4.4
Operation
Timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. Timer F can also function as two independent 8-bit timers. 1. Timer F operation Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below. a. Operation in 16-bit timer mode When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16-bit timer. Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRF) to H'00. The counter starts incrementing on external event (TMIF) input. The external event edge selection is set by IEG3 in the IRQ edge select register (IEGR). The timer F operating clock can be selected from three internal clocks output by prescaler S or an external clock by means of bits CKSL2 to CKSL0 in TCRF. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. TMOFH pin output can also be set by TOLH in TCRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU. b. Operation in 8-bit timer mode When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF. When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH/TOLL in TCRF. When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.
Rev. 4.00, 05/03, page 255 of 562
2.
TCF increment timing
TCF is incremented by clock input (internal clock or external event input). a. Internal clock operation Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of four internal clock sources (/32, /16, /4, or w/4) created by dividing the system clock ( or w). b. External event operation External event input is selected by clearing CKSL2 to 0 in TCRF. TCF can increment on either the rising or falling edge of external event input. External event edge selection is set by IEG3 in the interrupt controller's IEGR register. An external event pulse width of at least 2 system clocks () is necessary. Shorter pulses will not be counted correctly. 3. TMOFH/TMOFL output timing In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match. Figure 9.6 shows the output timing.
TMIF (when IEG3 = 1)
Count input clock
TCF
N
N+1
N
N+1
OCRF
N
N
Compare match signal
TMOFH TMOFL
Figure 9.6 TMOFH/TMOFL Output Timing
Rev. 4.00, 05/03, page 256 of 562
4. TCF clear timing TCF can be cleared by a compare match with OCRF. 5. Timer overflow flag (OVF) set timing OVF is set to 1 when TCF overflows from H'FFFF to H'0000. 6. Compare match flag set timing The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock. 7. Timer F operation modes Timer F operation modes are shown in table 9.9. Table 9.9 Timer F Operation Modes
Reset Reset Reset Reset Reset Active Sleep Watch Subactive Subsleep Standby Module Standby Halted Held Held Held
Operation Mode TCF OCRF TCRF TCSRF
Functions Functions Functions/ Functions/ Functions/ Halted Halted* Halted* Halted* Functions Held Functions Held Functions Held Held Held Held Functions Functions Functions Held Held Held Held Held Held
Note: * When w/4 is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, w/4 must be selected as the internal clock. The counter will not operate if any other internal clock is selected.
Rev. 4.00, 05/03, page 257 of 562
9.4.5
Application Notes
The following types of contention and operation can occur when timer F is used. 1. 16-bit timer mode In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin. If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped. Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied. When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output. 2. 8-bit timer mode a. TCFH, OCRFH In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock. If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output. b. TCFL, OCRFL In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.
Rev. 4.00, 05/03, page 258 of 562
If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output. 3. Clear timer FH, timer FL interrupt request flags (IRRTFH, IRRTFL), timer overflow flags H, L (OVFH, OVFL) and compare match flags H, L (CMFH, CMFL) When w/4 is selected as the internal clock, "Interrupt factor generation signal" will be operated with w and the signal will be outputted with w width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of w signals. Those signals are outputted with 2 cycles width of w (figure 9.7) In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt factor generation signal", same interrupt request flag is set. (figure 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of "Overflow signal" and "Compare match signal". For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula. For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used) In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear. The term of validity of "Interrupt factor generation signal" = 1 cycle of w + waiting time for completion of executing instruction + interrupt time synchronized with = 1/w + ST x (1/) + (2/) (second).....(1) ST: Executing number of execution states Method 1 is recommended to operate for time efficiency. Method 1 1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).
Rev. 4.00, 05/03, page 259 of 562
2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula. 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL). 4. Operate interrupt permission (set IENFH, IENFL to 1). Method 2 1. Set interrupt handling routine time to more than time that calculated with (1) formula. 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine. 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL). All above attentions are also applied in 16-bit mode and 8-bit mode.
Interrupt request flag clear
(2)
Interrupt request flag clear Normal
Program process
Interrupt
Interrupt
W
Interrupt factor generation signal (Internal signal, nega-active) Overflow signal, Compare match signal (Internal signal, nega-active) Interrupt request flag (IRRTFH, IRRTFL)
(1)
Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Signal is Valid 4. Timer counter (TCF) read/write When w/4 is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And, when read TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of 1. When read/write TCF in active (high-speed, medium-speed) mode is needed, please select internal clock except for w/4 before read/write. In subactive mode, even w/4 is selected as the internal clock, normal read/write TCF is possible.
Rev. 4.00, 05/03, page 260 of 562
9.5
9.5.1
Timer G
Overview
Timer G is an 8-bit timer with dedicated input capture functions for the rising/falling edges of pulses input from the input capture input pin (input capture input signal). High-frequency component noise in the input capture input signal can be eliminated by a noise canceler, enabling accurate measurement of the input capture input signal duty cycle. If input capture input is not set, timer G functions as an 8-bit interval timer. 1. Features Features of timer G are given below. * Choice of four internal clock sources (/64, /32, /2, w/4) * Dedicated input capture functions for rising and falling edges * Level detection at counter overflow * It is possible to detect whether overflow occurred when the input capture input signal was high or when it was low. * Selection of whether or not the counter value is to be cleared at the input capture input signal rising edge, falling edge, or both edges * Two interrupt sources: one input capture, one overflow. The input capture input signal rising or falling edge can be selected as the interrupt source. * A built-in noise canceler eliminates high-frequency component noise in the input capture input signal. * Watch mode, subactive mode, or subsleep mode operation is possible when w/4 is selected as the internal clock. * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 261 of 562
2. Block diagram Figure 9.8 shows a block diagram of timer G.
PSS
TMG
W/4
ICRGF
TMIG
Noise canceler
Edge detector
TCG
NCS
ICRGR
IRRTG
Notation: TMG TCG ICRGF ICRGR IRRTG NCS PSS : : : : : : : Timer mode register G Timer counter G Input capture register GF Input capture register GR Timer G interrupt request flag Noise canceler select Prescaler S
Figure 9.8 Block Diagram of Timer G
Rev. 4.00, 05/03, page 262 of 562
Internal data bus
Level detector
3. Pin configuration Table 9.10 shows the timer G pin configuration. Table 9.10 Pin Configuration
Name Input capture input Abbr. TMIG I/O Input Function Input capture input pin
4. Register configuration Table 9.11 shows the register configuration of timer G. Table 9.11 Timer G Registers
Name Timer control register G Timer counter G Input capture register GF Input capture register GR Clock stop register 1 Abbr. TMG TCG ICRGF ICRGR CKSTPR1 R/W R/W -- R R R/W Initial Value H'00 H'00 H'00 H'00 H'FF Address H'FFBC -- H'FFBD H'FFBE H'FFFA
9.5.2
Register Descriptions
1. Timer counter G (TCG)
Bit: Initial value: Read/Write: 7
TCG7
6
TCG6
5
TCG5
4
TCG4
3
TCG3
2
TCG2
1
TCG1
0
TCG0
0
0
0
0
0
0
0
0
TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by bits CKS1 and CKS0 in TMG. TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate TCG as an interval timer*. In input capture timer operation, the TCG value can be cleared by the rising edge, falling edge, or both edges of the input capture input signal, according to the setting made in TMG. When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts.
Rev. 4.00, 05/03, page 263 of 562
TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset. Note: * An input capture signal may be generated when TMIG is modified. 2. Input capture register GF (ICRGF)
Bit: Initial value: Read/Write: 7
ICRGF7
6
ICRGF6
5
ICRGF5
4
ICRGF4
3
ICRGF3
2
ICRGF2
1
ICRGF1
0
ICRGF0
0 R
0 R
0 R
0 R
0 R
0 R
0 R
0 R
ICRGF is an 8-bit read-only register. When a falling edge of the input capture input signal is detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2 or 2SUB (when the noise canceler is not used). ICRGF is initialized to H'00 upon reset. 3. Input capture register GR (ICRGR)
Bit: Initial value: Read/Write: 7
ICRGR7
6
ICRGR6
5
ICRGR5
4
ICRGR4
3
ICRGR3
2
ICRGR2
1
ICRGR1
0
ICRGR0
0 R
0 R
0 R
0 R
0 R
0 R
0 R
0 R
ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 0 at this time, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2 or 2SUB (when the noise canceler is not used). ICRGR is initialized to H'00 upon reset.
Rev. 4.00, 05/03, page 264 of 562
4. Timer mode register G (TMG)
Bit: Initial value: Read/Write: 7
OVFH
6
OVFL
5
OVIE
4
IIEGS
3
CCLR1
2
CCLR0
1
CKS1
0
CKS0
0 R/(W)*
0 R/(W)*
0 R/W
0 R/W
0 R/W
0 R/W
0 R/W
0 R/W
Note: * Bits 7 and 6 can only be written with 0, for flag clearing.
TMG is an 8-bit read/write register that performs TCG clock selection from four internal clock sources, counter clear selection, and edge selection for the input capture input signal interrupt request, controls enabling of overflow interrupt requests, and also contains the overflow flags. TMG is initialized to H'00 upon reset. Bit 7: Timer overflow flag H (OVFH) Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is high. This flag is set by hardware and cleared by software. It cannot be set by software.
Bit 7 OVFH 0 1 Description Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH Setting condition: Set when TCG overflows from H'FF to H'00 (initial value)
Bit 6: Timer overflow flag L (OVFL) Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is low, or in interval operation. This flag is set by hardware and cleared by software. It cannot be set by software.
Bit 6 OVFL 0 1 Description Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL Setting condition: Set when TCG overflows from H'FF to H'00 (initial value)
Rev. 4.00, 05/03, page 265 of 562
Bit 5: Timer overflow interrupt enable (OVIE) Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.
Bit 5 OVIE 0 1 Description TCG overflow interrupt request is disabled TCG overflow interrupt request is enabled (initial value)
Bit 4: Input capture interrupt edge select (IIEGS) Bit 4 selects the input capture input signal edge that generates an interrupt request.
Bit 4 IIEGS 0 1 Description Interrupt generated on rising edge of input capture input signal Interrupt generated on falling edge of input capture input signal (initial value)
Bits 3 and 2: Counter clear 1 and 0 (CCLR1, CCLR0) Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or both edges of the input capture input signal.
Bit 3 CCLR1 0 0 1 1 Bit 2 CCLR0 0 1 0 1 Description TCG clearing is disabled TCG cleared by falling edge of input capture input signal TCG cleared by rising edge of input capture input signal TCG cleared by both edges of input capture input signal (initial value)
Bits 1 and 0: Clock select (CKS1, CKS0) Bits 1 and 0 select the clock input to TCG from among four internal clock sources.
Bit 1 CKS1 0 0 1 1 Bit 0 CKS0 0 1 0 1 Description Internal clock: counting on /64 Internal clock: counting on /32 Internal clock: counting on /2 Internal clock: counting on w/4 (initial value)
Rev. 4.00, 05/03, page 266 of 562
5. Clock stop register 1 (CKSTPR1)
Bit: Initial value: Read/Write: 7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer G is described here. For details of the other bits, see the sections on the relevant modules. Bit 3: Timer G module standby mode control (TGCKSTP) Bit 3 controls setting and clearing of module standby mode for timer G.
TGCKSTP 0 1 Description Timer G is set to module standby mode Timer G module standby mode is cleared (initial value)
Rev. 4.00, 05/03, page 267 of 562
9.5.3
Noise Canceler
The noise canceler consists of a digital low-pass filter that eliminates high-frequency component noise from the pulses input from the input capture input pin. The noise canceler is set by NCS* in PMR2. Figure 9.9 shows a block diagram of the noise canceler.
Sampling clock
Input capture input signal
D
C Q Latch D
C Q Latch D
C Q Latch D
C Q Latch D
C Q Latch
Match detector
Noise canceler output
t Sampling clock
t: Set by CKS1 and CKS0
Figure 9.9 Noise Canceler Block Diagram The noise canceler consists of five latch circuits connected in series and a match detector circuit. When the noise cancellation function is not used (NCS = 0), the system clock is selected as the sampling clock. When the noise cancellation function is used (NCS = 1), the sampling clock is the internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled on the rising edge of this clock, and the data is judged to be correct when all the latch outputs match. If all the outputs do not match, the previous value is retained. After a reset, the noise canceler output is initialized when the falling edge of the input capture input signal has been sampled five times. Therefore, after making a setting for use of the noise cancellation function, a pulse with at least five times the width of the sampling clock is a dependable input capture signal. Even if noise cancellation is not used, an input capture input signal pulse width of at least 2 or 2SUB is necessary to ensure that input capture operations are performed properly Note: * An input capture signal may be generated when the NCS bit is modified. Figure 9.10 shows an example of noise canceler timing. In this example, high-level input of less than five times the width of the sampling clock at the input capture input pin is eliminated as noise.
Rev. 4.00, 05/03, page 268 of 562
Input capture input signal
Sampling clock
Noise canceler output Eliminated as noise
Figure 9.10 Noise Canceler Timing (Example)
Rev. 4.00, 05/03, page 269 of 562
9.5.4
Operation
Timer G is an 8-bit timer with built-in input capture and interval functions. 1. Timer G functions Timer G is an 8-bit up-counter with two functions, an input capture timer function and an interval timer function. The operation of these two functions is described below. a. Input capture timer operation When the TMIG bit in port mode register 1 (PMR1) is set to 1, timer G functions as an input capture timer*. In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register GF (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00. Following a reset, TCG starts counting on the /64 internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. When a rising edge/falling edge is detected in the input capture signal input from the TMIG pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge selected by IIEGS in TMG is input, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. TCG can be cleared by a rising edge, falling edge, or both edges of the input capture signal, according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows when the input capture signal is high, the OVFH bit in TMG is set; if TCG overflows when the input capture signal is low, the OVFL bit in TMG is set. If the OVIE bit in TMG is 1 when these bits are set, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts. Timer G has a built-in noise canceler that enables high-frequency component noise to be eliminated from pulses input from the TMIG pin. For details, see section 9.5.3, Noise Canceler. Note: * An input capture signal may be generated when TMIG is modified. b. Interval timer operation When the TMIG bit in PMR1 is cleared to 0, timer G functions as an interval timer. Following a reset, TCG starts counting on the /64 internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. TCG increments on the selected clock, and when it overflows from H'FF to H'00, the OVFL bit in TMG is set to 1. If the OVIE bit in TMG is 1 at this time, IRRTG in IRR2 is set to 1, and if the IENTG bit
Rev. 4.00, 05/03, page 270 of 562
in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts. 2. Count timing TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one of four internal clock sources (/64, /32, /2, or w/4) created by dividing the system clock () or watch clock (w). 3. Input capture input timing a. Without noise cancellation function For input capture input, dedicated input capture functions are provided for rising and falling edges. Figure 9.11 shows the timing for rising/falling edge input capture input.
Input capture input signal
Input capture signal F
Input capture signal R
Figure 9.11 Input Capture Input Timing (without Noise Cancellation Function) b. With noise cancellation function When noise cancellation is performed on the input capture input, the passage of the input capture signal through the noise canceler results in a delay of five sampling clock cycles from the input capture input signal edge.
Rev. 4.00, 05/03, page 271 of 562
Figure 9.12 shows the timing in this case.
Input capture input signal
Sampling clock
Noise canceler output
Input capture signal R
Figure 9.12 Input Capture Input Timing (with Noise Cancellation Function) 4. Timing of input capture by input capture input Figure 9.13 shows the timing of input capture by input capture input
Input capture signal
TCG
N-1
N
N+1
Input capture register
H'XX
N
Figure 9.13 Timing of Input Capture by Input Capture Input
Rev. 4.00, 05/03, page 272 of 562
5. TCG clear timing TCG can be cleared by the rising edge, falling edge, or both edges of the input capture input signal. Figure 9.14 shows the timing for clearing by both edges.
Input capture input signal
Input capture signal F
Input capture signal R
TCG
N
H'00
N
H'00
Figure 9.14 TCG Clear Timing
Rev. 4.00, 05/03, page 273 of 562
6. Timer G operation modes Timer G operation modes are shown in table 9.12. Table 9.12 Timer G Operation Modes
Operation Mode
TCG Input capture Interval ICRGF ICRGR TMG Reset Active Sleep Watch Module Subactive Subsleep Standby Standby Halted Halted
Reset Functions* Functions* Functions/ Functions/ Functions/ Halted halted* halted* halted* Reset Functions* Functions* Functions/ Functions/ Functions/ Halted halted* halted* halted*
Reset Functions* Functions* Functions/ Functions/ Functions/ Retained Retained halted* halted* halted* Reset Functions* Functions* Functions/ Functions/ Functions/ Retained Retained halted* halted* halted* Reset Functions Retained Retained Functions Retained Retained Retained
Note: * When w/4 is selected as the TCG internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/(s). When w/4 is selected as the TCG internal clock in watch mode, TCG and the noise canceler operate on the w/4 internal clock without regard to the SUB subclock (w/8, w/4, w/2). Note that when another internal clock is selected, TCG and the noise canceler do not operate, and input of the input capture input signal does not result in input capture. To operate the timer G in subactive mode or subsleep mode, select w/4 as the TCG internal clock and w/2 as the subclock SUB. Note that when other internal clock is selected, or when w/8 or w/4 is selected as the subclock SUB, TCG and the noise canceler do not operate.
9.5.5
Application Notes
1. Internal clock switching and TCG operation Depending on the timing, TCG may be incremented by a switch between different internal clock sources. Table 9.13 shows the relation between internal clock switchover timing (by write to bits CKS1 and CKS0) and TCG operation. When TCG is internally clocked, an increment pulse is generated on detection of the falling edge of an internal clock signal, which is divided from the system clock () or subclock (w). For this reason, in a case like No. 3 in table 9.13 where the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCG to increment.
Rev. 4.00, 05/03, page 274 of 562
Table 9.13 Internal Clock Switching and TCG Operation
No. 1 Clock Levels Before and After Modifying Bits CKS1 and CKS0 Goes from low level to low level TCG Operation
Clock before switching Clock after switching
Count clock
TCG
N
N+1
Write to CKS1 and CKS0
2
Goes from low level to high level
Clock before switching Clock after switching
Count clock
TCG
N
N+1
N+2
Write to CKS1 and CKS0
3
Goes from high level to low level
Clock before switching Clock after switching *
Count clock
TCG
N
N+1
N+2
Write to CKS1 and CKS0
Rev. 4.00, 05/03, page 275 of 562
No. 4
Clock Levels Before and After Modifying Bits CKS1 and CKS0 Goes from high level to high level
TCG Operation
Clock before switching Clock after switching
Count clock
TCG
N
N+1
N+2
Write to CKS1 and CKS0
Note: * The switchover is seen as a falling edge, and TCG is incremented.
2. Notes on port mode register modification The following points should be noted when a port mode register is modified to switch the input capture function or the input capture input noise canceler function. * Switching input capture input pin function Note that when the pin function is switched by modifying TMIG in port mode register 1 (PMR1), which performs input capture input pin control, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.14. Table 9.14 Input Capture Input Signal Input Edges Due to Input Capture Input Pin Switching, and Conditions for Their Occurrence
Input Capture Input Signal Input Edge Generation of rising edge Conditions When TMIG is modified from 0 to 1 while the TMIG pin is high When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler Generation of falling edge When TMIG is modified from 1 to 0 while the TMIG pin is high When NCS is modified from 0 to 1 while the TMIG pin is low, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 1 to 0 after the signal is sampled five times by the noise canceler Note: When the P13 pin is not set as an input capture input pin, the timer G input capture input signal is low.
Rev. 4.00, 05/03, page 276 of 562
* Switching input capture input noise canceler function When performing noise canceler function switching by modifying NCS in port mode register 2 (PMR2), which controls the input capture input noise canceler, TMIG should first be cleared to 0. Note that if NCS is modified without first clearing TMIG, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.15. Table 9.15 Input Capture Input Signal Input Edges Due to Noise Canceler Function Switching, and Conditions for Their Occurrence
Input Capture Input Signal Input Edge Generation of rising edge Conditions When the TMIG pin is modified from 0 to 1 while TMIG is 1, then NCS is modified from 0 to 1 before the signal is sampled five times by the noise canceler When the TMIG pin is modified from 1 to 0 while TMIG is 1, then NCS is modified from 1 to 0 before the signal is sampled five times by the noise canceler
Generation of falling edge
Rev. 4.00, 05/03, page 277 of 562
When the pin function is switched and an edge is generated in the input capture input signal, if this edge matches the edge selected by the input capture interrupt select (IIEGS) bit, the interrupt request flag will be set to 1. The interrupt request flag should therefore be cleared to 0 before use. Figure 9.15 shows the procedure for port mode register manipulation and interrupt request flag clearing. When switching the pin function, set the interrupt-disabled state before manipulating the port mode register, then, after the port mode register operation has been performed, wait for the time required to confirm the input capture input signal as an input capture signal (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), before clearing the interrupt enable flag to 0. There are two ways of preventing interrupt request flag setting when the pin function is switched: by controlling the pin level so that the conditions shown in tables 9.14 and 9.15 are not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TMG.
Disable interrupts. (Interrupts can also be disabled by manipulating the interrupt enable bit in interrupt enable register 2.) After manipulating the port mode register, wait for the TMIG confirmation time* (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), then clear the interrupt enable flag to 0.
Set I bit in CCR to 1
Manipulate port mode register *TMIG confirmation time Clear interrupt request flag to 0
Clear I bit in CCR to 0
Enable interrupts
Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure
Rev. 4.00, 05/03, page 278 of 562
9.5.6
Timer G Application Example
Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 in TMG should both be set to 1. Figure 9.16 shows an example of the operation in this case.
Input capture input signal H'FF Input capture register GF Input capture register GR H'00
TCG
Counter cleared
Figure 9.16 Timer G Application Example
Rev. 4.00, 05/03, page 279 of 562
9.6
9.6.1
Watchdog Timer
Overview
The watchdog timer has an 8-bit counter that is incremented by an input clock. If a system runaway allows the counter value to overflow before being rewritten, the watchdog timer can reset the chip internally. 1. Features Features of the watchdog timer are given below. * Incremented by internal clock source (/8192 or w/32). * A reset signal is generated when the counter overflows. The overflow period can be set from from 1 to 256 times 8192/ or 32/w (from approximately 4 ms to 1000 ms when = 2.00 MHz). * Use of module standby mode enables this module to be placed in standby mode independently when not used. 2. Block diagram Figure 9.17 shows a block diagram of the watchdog timer.
W/32
TCSRW
Internal data bus
PSS
/8192
TCW
Notation: TCSRW: Timer control/status register W Timer counter W TCW: Prescaler S PSS: Reset signal
Figure 9.17 Block Diagram of Watchdog Timer
Rev. 4.00, 05/03, page 280 of 562
3. Register configuration Table 9.16 shows the register configuration of the watchdog timer. Table 9.16 Watchdog Timer Registers
Name Timer control/status register W Timer counter W Clock stop register 2 Port mode register 2 Abbr. TCSRW TCW CKSTPR2 PMR2 R/W R/W R/W R/W R/W Initial Value H'AA H'00 H'FF H'D8 Address H'FFB2 H'FFB3 H'FFFB H'FFC9
9.6.2
Register Descriptions
1. Timer control/status register W (TCSRW)
Bit Initial value Read/Write 7 B6WI 1 R 6 TCWE 0 (R/W)* 5 B4WI 1 R 4 TCSRWE 0 (R/W)* 3 B2WI 1 R 2 WDON 0 (R/W)* 1 B0WI 1 R 0 WRST 0 (R/W)*
Note: * Write is enabled only under certain conditions, which are given in the descriptions of the individual bits.
TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW itself, controls watchdog timer operations, and indicates operating status. Bit 7: Bit 6 write disable (B6WI) Bit 7 controls the writing of data to bit 6 in TCSRW.
Bit 7 B6WI 0 1 Description Bit 6 is write-enabled Bit 6 is write-protected (initial value)
This bit is always read as 1. Data written to this bit is not stored.
Rev. 4.00, 05/03, page 281 of 562
Bit 6: Timer counter W write enable (TCWE) Bit 6 controls the writing of data to TCW.
Bit 6 TCWE 0 1 Description Data cannot be written to TCW Data can be written to TCW (initial value)
Bit 5: Bit 4 write disable (B4WI) Bit 5 controls the writing of data to bit 4 in TCSRW.
Bit 5 B4WI 0 1 Description Bit 4 is write-enabled Bit 4 is write-protected (initial value)
This bit is always read as 1. Data written to this bit is not stored. Bit 4: Timer control/status register W write enable (TCSRWE) Bit 4 controls the writing of data to bits 2 and 0 in TCSRW.
Bit 4 TCSRWE 0 1 Description Data cannot be written to bits 2 and 0 Data can be written to bits 2 and 0 (initial value)
Bit 3: Bit 2 write inhibit (B2WI) Bit 3 controls the writing of data to bit 2 in TCSRW.
Bit 3 B2WI 0 1 Description Bit 2 is write-enabled Bit 2 is write-protected (initial value)
This bit is always read as 1. Data written to this bit is not stored.
Rev. 4.00, 05/03, page 282 of 562
Bit 2: Watchdog timer on (WDON) Bit 2 enables watchdog timer operation.
Bit 2 WDON 0 Description Watchdog timer operation is disabled Clearing conditions: Reset, or when TCSRWE = 1 and 0 is written in both B2WI and WDON Watchdog timer operation is enabled Setting condition: When TCSRWE = 1 and 0 is written in B2WI and 1 is written in WDON (initial value)
1
Counting starts when this bit is set to 1, and stops when this bit is cleared to 0. Bit 1: Bit 0 write inhibit (B0WI) Bit 1 controls the writing of data to bit 0 in TCSRW.
Bit 1 B0WI 0 1 Description Bit 0 is write-enabled Bit 0 is write-protected (initial value)
This bit is always read as 1. Data written to this bit is not stored. Bit 0: Watchdog timer reset (WRST) Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal reset signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset from the RES pin, or when software writes 0.
Bit 0 WRST 0 Description Clearing conditions: Reset by RES pin When TCSRWE = 1, and 0 is written in both BOWI and WRST Setting condition: When TCW overflows and an internal reset signal is generated
1
Rev. 4.00, 05/03, page 283 of 562
2. Timer counter W (TCW)
Bit Initial value Read/Write 7 TCW7 0 R/W 6 TCW6 0 R/W 5 TCW5 0 R/W 4 TCW4 0 R/W 3 TCW3 0 R/W 2 TCW2 0 R/W 1 TCW1 0 R/W 0 TCW0 0 R/W
TCW is an 8-bit read/write up-counter, which is incremented by internal clock input. The input clock is /8192 or w/32. The TCW value can always be written or read by the CPU. When TCW overflows from H'FF to H'00, an internal reset signal is generated and WRST is set to 1 in TCSRW. Upon reset, TCW is initialized to H'00. 3. Clock stop register 2 (CKSTPR2)
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
PW2CKSTP AECKSTP WDCKSTP PW1CKSTP LDCKSTP
CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the watchdog timer is described here. For details of the other bits, see the sections on the relevant modules. Bit 2: Watchdog timer module standby mode control (WDCKSTP) Bit 2 controls setting and clearing of module standby mode for the watchdog timer.
WDCKSTP 0 1 Description Watchdog timer is set to module standby mode Watchdog timer module standby mode is cleared (initial value)
Note: WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status register W (TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog timer operation), 0 will be set in WDCKSTP but the watchdog timer will continue its watchdog function and will not enter module standby mode. When the watchdog function ends and WDON is cleared to 0 by software, the WDCKSTP setting will become valid and the watchdog timer will enter module standby mode.
Rev. 4.00, 05/03, page 284 of 562
4. Port mode register 2 (PMR2)
Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 POF1 0 R/W 4 -- 1 -- 3 -- 1 -- 2 WDCKS 0 R/W 1 NCS 0 R/W 0 IRQ0 0 R/W
PMR2 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 2. Only the bit relating to the watchdog timer is described here. For details of the other bits, see section 8, I/O Ports. Bit 2: Watchdog timer source clock select (WDCKS)
WDCKS 0 1 Description /8192 selected w/32 selected (initial value)
9.6.3
Timer Operation
The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input (/8192 or w/32). The input clock is selected by the WDCKS in port mode register 2 (PMR2): /8192 is selected when WDCKS is cleared to 0, and w/32 when set to 1. When TCSRWE = 1 in TCSRW, if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting up. When the TCW count value reaches H'FF, the next clock input causes the watchdog timer to overflow, and an internal reset signal is generated one base clock ( or SUB) cycle later. The internal reset signal is output for 512 clock cycles of the OSC clock. It is possible to write to TCW, causing TCW to count up from the written value. The overflow period can be set in the range from 1 to 256 input clocks, depending on the value written in TCW.
Rev. 4.00, 05/03, page 285 of 562
Figure 9.18 shows an example of watchdog timer operations.
Example: 2 = 2 MHz and the desired overflow period is 30 ms. 106 8192 30 10
3
= 7.3 8 = 248 (H'F8).
The value set in TCW should therefore be 256
H'FF H'F8 TCW count value
TCW overflow
H'00 Start H'F8 is written in TCW Internal reset signal 512
OSC
H'F8 is written in TCW
Reset
clock cycles
Figure 9.18 Typical Watchdog Timer Operations (Example) 9.6.4 Watchdog Timer Operation States
Table 9.17 summarizes the watchdog timer operation states. Table 9.17 Watchdog Timer Operation States
Operation Mode TCW TCSRW Reset Reset Reset Active Sleep Watch Subactive Subsleep Standby Functions/ Halted Halted* Functions/ Retained Halted* Halted Retained Module Standby Halted Retained
Functions Functions Halted Functions Functions Retained
Note: * Functions when w/32 is selected as the input clock.
Rev. 4.00, 05/03, page 286 of 562
9.7
9.7.1
Asynchronous Event Counter (AEC)
Overview
The asynchronous event counter is incremented by external event clock or internal clock input. 1. Features Features of the asynchronous event counter are given below. * Can count asynchronous events Can count external events input asynchronously without regard to the operation of base clocks and SUB. The counter has a 16-bit configuration, enabling it to count up to 65536 (216) events. * Can also be used as two independent 8-bit event counter channels. * Can be used as single-channel independent 16-bit event counter. * Event/clock input is enabled only when IRQAEC is high or event counter PWM output (IECPWM) is high. * Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWM) interrupts. When the asynchronous counter is not used, independent interrupt function use is possible. * When an event counter PWM is used, event clock input enabling/disabling can be performed automatically in a fixed cycle. * External event input or a prescaler output clock can be selected by software for the ECH and ECL clock sources. /2, /4, or /8 can be selected as the prescaler output clock. * Both edge counting is possible for AEVL and AEVH. * Counter resetting and halting of the count-up function controllable by software * Automatic interrupt generation on detection of event counter overflow * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 287 of 562
2. Block diagram Figure 9.19 shows a block diagram of the asynchronous event counter.
IRREC PSS ECCR ECCSR
/2 /4, /8 ECH (8 bits)
OVH AEVH Edge sensing circuit OVL
CK
CK
AEVL IRQAEC
Edge sensing circuit Edge sensing circuit To CPU interrupt (IRREC2) ECPWCRL ECPWCRH
IECPWM
PWM waveform generator /2, /4, /8, /16, /32, /64 ECPWDRL ECPWDRH
AEGSR
Notation ECPWCRH: ECPWDRH: AEGSR: ECCSR: ECH: ECL:
Event counter PWM compare register H Event counter PWM data register H Input pin edge selection register Event counter control/status register Event counter H Event counter L
ECPWCRL: ECPWDRL: ECCR:
Event counter PWM compare register L Event counter PWM data register L Event counter control register
Figure 9.19 Block Diagram of Asynchronous Event Counter
Rev. 4.00, 05/03, page 288 of 562
Internal data bus
ECL (8 bits)
3. Pin configuration Table 9.18 shows the asynchronous event counter pin configuration. Table 9.18 Pin Configuration
Name Asynchronous event input H Asynchronous event input L Event input enable interrupt input Abbr. AEVH AEVL IRQAEC I/O Input Input Input Function Event input pin for input to event counter H Event input pin for input to event counter L Input pin for interrupt enabling event input
4. Register configuration Table 9.19 shows the register configuration of the asynchronous event counter. Table 9.19 Asynchronous Event Counter Registers
Name Abbr. R/W R/W R/W W W R/W R/W R/W R R R/W Initial Value H'FF H'FF H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'FF Address H'FF8C H'FF8D H'FF8E H'FF8F H'FF92 H'FF94 H'FF95 H'FF96 H'FF97 H'FFFB
Event counter PWM compare register H ECPWCRH Event counter PWM compare register L ECPWCRL Event counter PWM data register H Event counter PWM data register L Input pin edge selection register Event counter control register Event counter control/status register Event counter H Event counter L Clock stop register 2 ECPWDRH ECPWDRL AEGSR ECCR ECCSR ECH ECL CKSTPR2
Rev. 4.00, 05/03, page 289 of 562
9.7.2
Register Configurations
1. Event counter PWM compare register H (ECPWCRH)
Bit Initial value Read/Write 7 1 R/W 6 1 R/W 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
ECPWCRH7 ECPWCRH6 ECPWCRH5 ECPWCRH4 ECPWCRH3 ECPWCRH2 ECPWCRH1 ECPWCRH0
Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRH should not be modified. When changing the conversion period, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRH.
ECPWCRH is an 8-bit read/write register that sets the event counter PWM waveform conversion period. 2. Event counter PWM compare register L (ECPWCRL)
Bit Initial value Read/Write 7 1 R/W 6 1 R/W 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
ECPWCRL7 ECPWCRL6 ECPWCRL5 ECPWCRL4 ECPWCRL3 ECPWCRL2 ECPWCRL1 ECPWCRL0
Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRL should not be modified. When changing the conversion period, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRL.
ECPWCRL is an 8-bit read/write register that sets the event counter PWM waveform conversion period.
Rev. 4.00, 05/03, page 290 of 562
3. Event counter PWM data register H (ECPWDRH)
Bit Initial value Read/Write 7 0 W 6 0 W 5 0 W 4 0 W 3 0 W 2 0 W 1 0 W 0 0 W
ECPWDRH7 ECPWDRH6 ECPWDRH5 ECPWDRH4 ECPWDRH3 ECPWDRH2 ECPWDRH1 ECPWDRH0
Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWDRH should not be modified. When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRH.
ECPWDRH is an 8-bit write-only register that controls event counter PWM waveform generator data. 4. Event counter PWM data register L (ECPWDRL)
Bit Initial value Read/Write 7 0 W 6 0 W 5 0 W 4 0 W 3 0 W 2 0 W 1 0 W 0 0 W
ECPWDRL7 ECPWDRL6 ECPWDRL5 ECPWDRL4 ECPWDRL3 ECPWDRL2 ECPWDRL1 ECPWDRL0
Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWDRL should not be modified. When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRL.
ECPWDRL is an 8-bit write-only register that controls event counter PWM waveform generator data. 5. Input pin edge selection register (AEGSR)
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 -- 0 R/W
AHEGS1 AHEGS0 ALEGS1 ALEGS0 AIEGS1 AIEGS0 ECPWME
AEGSR is an 8-bit read/write register that selects rising, falling, or both edge sensing for the AEVH, AEVL, and IRQAEC pins.
Rev. 4.00, 05/03, page 291 of 562
Bits 7 and 6: AEC edge select H Bits 7 and 6 select rising, falling, or both edge sensing for the AEVH pin.
Bit 7 AHEGS1 0 1 Bit 6 AHEGS0 0 1 0 1 Description Falling edge on AEVH pin is sensed Rising edge on AEVH pin is sensed Both edges on AEVH pin are sensed Use prohibited (initial value)
Bits 5 and 4: AEC edge select L Bits 5 and 4 select rising, falling, or both edge sensing for the AEVL pin.
Bit 5 ALEGS1 0 1 Bit 4 ALEGS0 0 1 0 1 Description Falling edge on AEVL pin is sensed Rising edge on AEVL pin is sensed Both edges on AEVL pin are sensed Use prohibited (initial value)
Bits 3 and 2: IRQAEC edge select Bits 3 and 2 select rising, falling, or both edge sensing for the IRQAEC pin.
Bit 3 AIEGS1 0 1 Bit 2 AIEGS0 0 1 0 1 Description Falling edge on IRQAEC pin is sensed Rising edge on IRQAEC pin is sensed Both edges on IRQAEC pin are sensed Use prohibited (initial value)
Rev. 4.00, 05/03, page 292 of 562
Bit 1: Event counter PWM enable Bit 1 controls enabling/disabling of event counter PWM and selection/deselection of IRQAEC.
Bit 1 ECPWME 0 1 Description AEC PWM halted, IRQAEC selected AEC PWM operation enabled, IRQAEC deselected (initial value)
Bit 0: Reserved bit Bit 0 is a readable/writable reserved bit. It is initialized to 0 by a reset. Note: Do not set this bit to 1. 6. Event counter control register (ECCR)
Bit Initial value Read/Write 7 ACKH1 0 R/W 6 ACKH0 0 R/W 5 ACKL1 0 R/W 4 ACKL0 0 R/W 3 0 R/W 2 0 R/W 1 PWCK0 0 R/W 0 R/W 0
PWCK2 PWCK1
ECCR performs counter input clock and IRQAEC/IECPWM control. Bits 7 and 6: AEC clock select H (ACKH1, ACKH0) Bits 7 and 6 select the clock used by ECH.
Bit 7 ACKH1 0 1 Bit 6 ACKH0 0 1 0 1 Description AEVH pin input /2 /4 /8 (initial value)
Rev. 4.00, 05/03, page 293 of 562
Bits 5 and 4: AEC clock select L (ACKL1, ACKL0) Bits 5 and 4 select the clock used by ECL.
Bit 5 ACKL1 0 1 Bit 4 ACKL0 0 1 0 1 Description AEVL pin input /2 /4 /8 (initial value)
Bits 3 to 1: Event counter PWM clock select (PWCK2, PWCK1, PWCK0) Bits 3 to 1 select the event counter PWM clock.
Bit 3 PWCK2 0 Bit 2 PWCK1 0 1 1 * Bit 1 PWCK0 0 1 0 1 0 1 Description /2 /4 /8 /16 /32 /64 *: Don't care (initial value)
Bit 0: Reserved bit Bit 0 is a readable/writable reserved bit. It is initialized to 0 by a reset. Note: Do not set this bit to 1.
Rev. 4.00, 05/03, page 294 of 562
7. Event counter control/status register (ECCSR)
Bit Initial Value Read/Write 7
OVH
6
OVL
5 0
R/W
4
CH2
3
CUEH
2
CUEL
1
CRCH
0
CRCL
0
R/W*
0
R/W*
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Note: * Bits 7 and 6 can only be written with 0, for flag clearing.
ECCSR is an 8-bit read/write register that controls counter overflow detection, counter resetting, and halting of the count-up function. ECCSR is initialized to H'00 upon reset. Bit 7: Counter overflow flag H (OVH) Bit 7 is a status flag indicating that ECH has overflowed from H'FF to H'00. This flag is set when ECH overflows. It is cleared by software but cannot be set by software. OVH is cleared by reading it when set to 1, then writing 0. When ECH and ECL are used as a 16-bit event counter with CH2 cleared to 0, OVH functions as a status flag indicating that the 16-bit event counter has overflowed from H'FFFF to H'0000.
Bit 7 OVH 0 Description ECH has not overflowed Clearing condition: After reading OVH = 1, cleared by writing 0 to OVH ECH has overflowed Setting condition: Set when ECH overflows from H'FF to H'00 (initial value)
1
Bit 6: Counter overflow flag L (OVL) Bit 6 is a status flag indicating that ECL has overflowed from H'FF to H'00. This flag is set when ECL overflows. It is cleared by software but cannot be set by software. OVL is cleared by reading it when set to 1, then writing 0.
Rev. 4.00, 05/03, page 295 of 562
Bit 6 OVL 0
Description ECL has not overflowed Clearing condition: After reading OVL = 1, cleared by writing 0 to OVL ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00 (initial value)
1
Bit 5: Reserved bit Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset. Bit 4: Channel select (CH2) Bit 4 selects whether ECH and ECL are used as a single-channel 16-bit event counter or as two independent 8-bit event counter channels. When CH2 is cleared to 0, ECH and ECL function as a 16-bit event counter which is incremented each time an event clock is input to the AEVL pin. In this case, the overflow signal from ECL is selected as the ECH input clock. When CH2 is set to 1, ECH and ECL function as independent 8-bit event counters which are incremented each time an event clock is input to the AEVH or AEVL pin, respectively.
Bit 4 CH2 0 1 Description ECH and ECL are used together as a single-channel 16-bit event counter (initial value) ECH and ECL are used as two independent 8-bit event counter channels
Bit 3: Count-up enable H (CUEH) Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the event clock source by bit CH2.
Bit 3 CUEH 0 1 Description ECH event clock input is disabled ECH value is held ECH event clock input is enabled (initial value)
Rev. 4.00, 05/03, page 296 of 562
Bit 2: Count-up enable L (CUEL) Bit 3 enables event clock input to ECL. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECL value is held.
Bit 2 CUEL 0 1 Description ECL event clock input is disabled ECL value is held ECL event clock input is enabled (initial value)
Bit 1: Counter reset control H (CRCH) Bit 1 controls resetting of ECH. When this bit is cleared to 0, ECH is reset. When 1 is written to this bit, the counter reset is cleared and the ECH count-up function is enabled.
Bit 1 CRCH 0 1 Description ECH is reset ECH reset is cleared and count-up function is enabled (initial value)
Bit 0: Counter reset control L (CRCL) Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is written to this bit, the counter reset is cleared and the ECL count-up function is enabled.
Bit 0 CRCL 0 1 Description ECL is reset ECL reset is cleared and count-up function is enabled (initial value)
8. Event counter H (ECH)
Bit Initial Value Read/Write 7
ECH7
6
ECH6
5
ECH5
4
ECH4
3
ECH3
2
ECH2
1
ECH1
0
ECH0
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
ECH is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL. The external asynchronous event AEVH pin, /2, /4, /8, or the overflow signal from lower 8-bit
Rev. 4.00, 05/03, page 297 of 562
counter ECL can be selected as the input clock source. ECH can be cleared to H'00 by software, and is also initialized to H'00 upon reset. 9. Event counter L (ECL)
Bit Initial Value Read/Write 7
ECL7
6
ECL6
5
ECL5
4
ECL4
3
ECL3
2
ECL2
1
ECL1
0
ECL0
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
ECL is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the lower 8-bit up-counter of a 16-bit event counter configured in combination with ECH. The event clock from the external asynchronous event AEVL pin, /2, /4, or /8 is used as the input clock source. ECL can be cleared to H'00 by software, and is also initialized to H'00 upon reset. 10. Clock stop register 2 (CKSTPR2)
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
PW2CKSTP AECKSTP WDCKSTP PW1CKSTP LDCKSTP
CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the asynchronous event counter is described here. For details of the other bits, see the sections on the relevant modules. Bit 3: Asynchronous event counter module standby mode control (AECKSTP) Bit 3 controls setting and clearing of module standby mode for the asynchronous event counter.
AECKSTP 0 1 Description Asynchronous event counter is set to module standby mode Asynchronous event counter module standby mode is cleared (initial value)
Rev. 4.00, 05/03, page 298 of 562
9.7.3
Operation
1. 16-bit event counter operation When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter. Any of four input clock sources--/2, /4, /8, or AEVL pin input--can be selected by means of bits ACKL1 and ACKL0 in ECCR. When AEVL pin input is selected, input sensing is selected with bits ALEGS1 and ALEGS0. The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.20 shows an example of the software processing when ECH and ECL are used as a 16-bit event counter.
Start
Clear CH2 to 0 Set ACKL1, ACKL0, ALEGS1, and ALEGS0 Clear CUEH, CUEL, CRCH, and CRCL to 0
Clear OVH and OVL to 0 Set CUEH, CUEL, CRCH, and CRCL to 1
End
Figure 9.20 Example of Software Processing when Using ECH and ECL as 16-Bit Event Counter As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset, and as ACKL1 and ACKL0 are cleared to 00, the operating clock is asynchronous event input from the AEVL pin (using falling edge sensing). When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.
Rev. 4.00, 05/03, page 299 of 562
2. 8-bit event counter operation When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters. /2, /4, /8, or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and /2, /4, /8, or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR. Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected. The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.21 shows an example of the software processing when ECH and ECL are used as 8-bit event counters.
Start
Set CH2 to 1 Set ACKH1, ACKH0, ACKL1, ACKL0, AHEGS1, AHEGS0, ALEGS1, and ALEGS0 Clear CUEH, CUEL, CRCH, and CRCL to 0
Clear OVH to 0 Set CUEH, CUEL, CRCH, and CRCL to 1
End
Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-Bit Event Counters ECH and ECL can be used as 8-bit event counters by carrying out the software processing shown in the example in figure 9.21. When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.
Rev. 4.00, 05/03, page 300 of 562
3. IRQAEC operation When ECPWME in AEGSR is 0, the ECH and ECL input clocks are enabled only when IRQAEC is high. When IRQAEC is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled from outside by controlling IRQAEC. In this case, ECH and ECL cannot be controlled individually. IRQAEC can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D. Interrupt enabling is controlled by IENEC2 in IENR1. When an IRQAEC interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU. Rising, falling, or both edge sensing can be selected for the IRQAEC input pin, with bits AIAGS1 and AIAGS0 in AEGSR. 4. Event counter PWM operation When ECPWME in AEGSR is 1, the ECH and ECL input clocks are enabled only when event counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled cyclically from outside by controlling event counter PWM. In this case, ECH and ECL cannot be controlled individually. IECPWM can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D. Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU. Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing with bits AIAGS1 and AIAGS0 in AEGSR.
Rev. 4.00, 05/03, page 301 of 562
Figure 9.22 and table 9.20 show examples of event counter PWM operation.
toff = T (Ndr +1)
ton
Ton : Toff : Tcm : T: Ndr :
tcm = T
(Ncm +1)
Clock input enabled time Clock input disabled time One conversion period ECPWM input clock cycle Value of ECPWDRH and ECPWDRL Fixed high when Ndr = H'FFFF Ncm : Value of ECPWCRH and ECPWCRL
Figure 9.22 Event Counter Operation Waveform Note: Ndr and Ncm above must be set so that Ndr < Ncm. If the settings do not satisfy this condition, do not set ECPWME in AEGSR to 1. Table 9.20 Examples of Event Counter PWM Operation Conditions: fosc = 4 MHz, f = 2 MHz, high-speed active mode, ECPWCR value (Ncm) = H'7A11, ECPWDR value (Ndr) = H'16E3
Clock Source Clock Source ECPWCR ECPWDR Value (Ncm) Value (Ndr) Selection Cycle (T)* /2 /4 /8 /16 /32 /64 1 s 2 s 4 s 8 s 16 s 32 s H'7A11 D'31249 H'16E3 D'5859 toff = T x (Ndr + 1) 5.86 ms 11.72 ms 23.44 ms 46.88 ms 93.76 ms tcm = T x (Ncm + 1) 31.25 ms 62.5 ms 125.0 ms 250.0 ms 500.0 ms ton = tcm - toff 25.39 ms 50.78 ms 101.56 ms 203.12 ms 406.24 ms
187.52 ms 1000.0 ms 812.48 ms
Note: * toff minimum width
5. Clock Input Enable/Disable Function Operation The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by event counter PWM output IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending the IRQAEC or IECPWM timing.
Rev. 4.00, 05/03, page 302 of 562
Figure 9.23 shows an example of the operation of this function.
Input event IRQAEC or IECPWM Edge generated by clock return Actually counted clock source
Counter value
N
N+1
N+2
N+3
N+4
N+5
N+6
Clock stopped
Figure 9.23 Example of Clock Control Operation 9.7.4 Asynchronous Event Counter Operation Modes
Asynchronous event counter operation modes are shown in table 9.21. Table 9.21 Asynchronous Event Counter Operation Modes
Operation Mode Reset Active AEGSR ECCR ECCSR ECH ECL IEQAEC Event counter PWM Reset Reset Reset Reset Reset Reset Reset Sleep Watch Subactive Functions Functions Functions Subsleep Functions Functions Functions Standby Retained*1 Retained *1 Module Standby Retained Retained Retained
Functions Functions Retained*1 Functions Functions Retained *1
Functions Functions Retained*1
Retained*1
Functions Functions Functions*1*2 Functions*2 Functions*2 Functions*1*2 Halted Functions Functions Functions*1*2 Functions*2 Functions*2 Functions*1*2 Halted Functions Functions Retained*3 Functions Functions Retained Functions Retained Functions Retained Retained*3 Retained Retained*4 Retained
Notes: *1 When an asynchronous external event is input, the counter increments but the counter overflow H/L flags are not affected. *2 Operates when asynchronous external events are selected; halted and retained otherwise. *3 Clock control by IRQAEC operates, but interrupts do not. *4 As the clock is stopped in module standby mode, IRQAEC has no effect.
Rev. 4.00, 05/03, page 303 of 562
9.7.5
Application Notes
1. When reading the values in ECH and ECL, the correct value will not be returned if the event counter increments during the read operation. Therefore, if the counter is being used in the 8bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL. If the counter is being used in the 16-bit mode, clear CUEL only to 0 before reading ECH or ECL. 2. Use a clock with a frequency of up to 16 MHz for input to the AEVH and AEVL pins, and ensure that the high and low widths of the clock are at least 30 ns. The duty cycle is immaterial.
Mode Active (high-speed), sleep (high-speed) Active (medium-speed), sleep (medium-speed) (/16) (/32) (/64) fOSC = 1 MHz to 4 MHz Watch, subactive, subsleep, standby w = 32.768 kHz or 38.4 kHz (/128) (w/2) (w/4) (w/8) Maximum AEVH/AEVL Pin Input Clock Frequency 16 MHz 2 * fOSC fOSC 1/2 * fOSC 1/4 * fOSC 1000 kHz 500 kHz 250 kHz
3. When using the clock in the 16-bit mode, set CUEH to 1 first, then set CRCH to 1 in ECCSR. Or, set CUEH and CRCH simultaneously before inputting the clock. After that, do not change the CUEH value while using in the 16-bit mode. Otherwise, an error counter increment may occur. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCL and CRCH to 0 sequentially, in that order. 4. When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRH, ECPWCRL, ECPWDRH, and ECPWDRL should not be modified. When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying these registers. 5. The event counter PWM data register and event counter PWM compare register must be set so that event counter PWM data register < event counter PWM compare register. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR. 6. As synchronization is established internally when an IRQAEC interrupt is generated, a maximum error of 1 tcyc will occur between clock halting and interrupt acceptance.
Rev. 4.00, 05/03, page 304 of 562
Section 10 Serial Communication Interface
10.1 Overview
The H8/38024 Group is provided with one serial communication interface, SCI3. Serial communication interface 3 (SCI3) can carry out serial data communication in either asynchronous or synchronous mode. It is also provided with a multiprocessor communication function that enables serial data to be transferred among processors. 10.1.1 Features
Features of SCI3 are listed below. * Choice of asynchronous or synchronous mode for serial data communication Asynchronous mode Serial data communication is performed asynchronously, with synchronization provided character by character. In this mode, serial data can be exchanged with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A multiprocessor communication function is also provided, enabling serial data communication among processors. There is a choice of 16 data transfer formats.
Data length Stop bit length Parity Multiprocessor bit Receive error detection Break detection 7, 8, 5 bits 1 or 2 bits Even, odd, or none 1 or 0 Parity, overrun, and framing errors Break detected by reading the RXD32 pin level directly when a framing error occurs
Synchronous mode Serial data communication is synchronized with a clock. In this mode, serial data can be exchanged with another LSI that has a synchronous communication function.
Data length Receive error detection 8 bits Overrun errors
Rev. 4.00, 05/03, page 305 of 562
* Full-duplex communication Separate transmission and reception units are provided, enabling transmission and reception to be carried out simultaneously. The transmission and reception units are both double-buffered, allowing continuous transmission and reception. * On-chip baud rate generator, allowing any desired bit rate to be selected * Choice of an internal or external clock as the transmit/receive clock source * Six interrupt sources: transmit end, transmit data empty, receive data full, overrun error, framing error, and parity error
Rev. 4.00, 05/03, page 306 of 562
10.1.2
Block diagram
Figure 10.1 shows a block diagram of SCI3.
SCK32
External clock
Internal clock ( /64, /16, Baud rate generator BRC BRR
W/2,
)
Clock SMR Transmit/receive control circuit SCR3 SSR
TXD32 SPCR RXD32
TSR
TDR
RSR
RDR Interrupt request (TEI, TXI, RXI, ERI)
Notation: RSR: Receive shift register RDR: Receive data register TSR: Transmit shift register TDR: Transmit data register SMR: Serial mode register SCR3: Serial control register 3 Serial status register SSR: Bit rate register BRR: BRC: Bit rate counter SPCR: Serial port control register
Figure 10.1 SCI3 Block Diagram
Rev. 4.00, 05/03, page 307 of 562
Internal data bus
10.1.3
Pin configuration
Table 10.1 shows the SCI3 pin configuration. Table 10.1 Pin Configuration
Name SCI3 clock SCI3 receive data input SCI3 transmit data output Abbr. SCK32 RXD32 TXD32 I/O I/O Input Output Function SCI3 clock input/output SCI3 receive data input SCI3 transmit data output
10.1.4
Register configuration
Table 10.2 shows the SCI3 register configuration. Table 10.2 Registers
Name Serial mode register Bit rate register Serial control register 3 Transmit data register Serial status register Receive data register Transmit shift register Receive shift register Bit rate counter Clock stop register 1 Serial port control register Abbr. SMR BRR SCR3 TDR SSR RDR TSR RSR BRC CKSTPR1 SPCR R/W R/W R/W R/W R/W R/W R Initial Value H'00 H'FF H'00 H'FF H'84 H'00 Address H'FFA8 H'FFA9 H'FFAA H'FFAB H'FFAC H'FFAD -- -- -- H'FFFA H'FF91
Protected -- Protected -- Protected -- R/W R/W H'FF --
Rev. 4.00, 05/03, page 308 of 562
10.2
10.2.1
Bit
Register Descriptions
Receive shift register (RSR)
7 6 5 4 3 2 1 0
Read/Write
RSR is a register used to receive serial data. Serial data input to RSR from the RXD32 pin is set in the order in which it is received, starting from the LSB (bit 0), and converted to parallel data. When one byte of data is received, it is transferred to RDR automatically. RSR cannot be read or written directly by the CPU. 10.2.2
Bit Initial value Read/Write
Receive data register (RDR)
7 RDR7 0 R 6 RDR6 0 R 5 RDR5 0 R 4 RDR4 0 R 3 RDR3 0 R 2 RDR2 0 R 1 RDR1 0 R 0 RDR0 0 R
RDR is an 8-bit register that stores received serial data. When reception of one byte of data is finished, the received data is transferred from RSR to RDR, and the receive operation is completed. RSR is then able to receive data. RSR and RDR are double-buffered, allowing consecutive receive operations. RDR is a read-only register, and cannot be written by the CPU. RDR is initialized to H'00 upon reset, and in standby, module standby or watch mode.
Rev. 4.00, 05/03, page 309 of 562
10.2.3
Bit
Transmit shift register (TSR)
7 6 5 4 3 2 1 0
Read/Write
TSR is a register used to transmit serial data. Transmit data is first transferred from TDR to TSR, and serial data transmission is carried out by sending the data to the TXD32 pin in order, starting from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data is transferred to TDR, and transmission started, automatically. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial status register (SSR)). TSR cannot be read or written directly by the CPU. 10.2.4
Bit Initial value Read/Write
Transmit data register (TDR)
7 TDR7 1 R/W 6 TDR6 1 R/W 5 TDR5 1 R/W 4 TDR4 1 R/W 3 TDR3 1 R/W 2 TDR2 1 R/W 1 TDR1 1 R/W 0 TDR0 1 R/W
TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the transmit data written in TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during TSR serial data transmission. TDR can be read or written by the CPU at any time. TDR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.
Rev. 4.00, 05/03, page 310 of 562
10.2.5
Bit
Serial mode register (SMR)
7 COM 0 R/W 6 CHR 0 R/W 5 PE 0 R/W 4 PM 0 R/W 3 STOP 0 R/W 2 MP 0 R/W 1 CKS1 0 R/W 0 CKS0 0 R/W
Initial value Read/Write
SMR is an 8-bit register used to set the serial data transfer format and to select the clock source for the baud rate generator. SMR can be read or written by the CPU at any time. SMR is initialized to H'00 upon reset, and in standby, module standby, or watch mode. Bit 7: Communication mode (COM) Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.
Bit 7 COM 0 1 Description Asynchronous mode Synchronous mode (initial value)
Bit 6: Character length (CHR) Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In synchronous mode the data length is always 8 bits, irrespective of the bit 6 setting.
Bit 6 CHR 0 1 Description 8-bit data/5-bit data* 1 2 7-bit data* /5-bit data*
2
(initial value)
Notes: *1 When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted. *2 When 5-bit data is selected, set both PE and MP to 1. The three most significant bits (bits 7, 6, and 5) of TDR are not transmitted.
Rev. 4.00, 05/03, page 311 of 562
Bit 5: Parity enable (PE) Bit 5 selects whether a parity bit is to be added during transmission and checked during reception in asynchronous mode. In synchronous mode parity bit addition and checking is not performed, irrespective of the bit 5 setting.
Bit 5 PE 0 1 Description Parity bit addition and checking disabled* 1/ 2 Parity bit addition and checking enabled* *
2
(initial value)
Notes: *1 When PE is set to 1, even or odd parity, as designated by bit PM, is added to transmit data before it is sent, and the received parity bit is checked against the parity designated by bit PM. *2 For the case where 5-bit data is selected, see table 10.11.
Bit 4: Parity mode (PM) Bit 4 selects whether even or odd parity is to be used for parity addition and checking. The PM bit setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit addition and checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mode if parity bit addition and checking is disabled.
Bit 4 PM 0 1 Description Even parity* 2 Odd parity*
1
(initial value)
Notes: *1 When even parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an even number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an even number. *2 When odd parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an odd number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an odd number.
Rev. 4.00, 05/03, page 312 of 562
Bit 3: Stop bit length (STOP) Bit 3 selects 1 bit or 2 bits as the stop bit length in asynchronous mode. The STOP bit setting is only valid in asynchronous mode. When synchronous mode is selected the STOP bit setting is invalid since stop bits are not added.
Bit 3 STOP 0 1 Description 1 stop bit* 2 2 stop bits*
1
(initial value)
Notes: *1 In transmission, a single 1 bit (stop bit) is added at the end of a transmit character. *2 In transmission, two 1 bits (stop bits) are added at the end of a transmit character.
In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next transmit character. Bit 2: Multiprocessor mode (MP) Bit 2 enables or disables the multiprocessor communication function. When the multiprocessor communication function is enabled, the parity settings in the PE and PM bits are invalid. The MP bit setting is only valid in asynchronous mode. When synchronous mode is selected the MP bit should be set to 0. For details on the multiprocessor communication function, see section 10.3.4, Multiprocessor Communication Function.
Bit 2 MP 0 1 Description Multiprocessor communication function disabled* Multiprocessor communication function enabled* (initial value)
Note: * For the case where 5-bit data is selected, see table 10.11.
Rev. 4.00, 05/03, page 313 of 562
Bits 1 and 0: Clock select 1, 0 (CKS1, CKS0) Bits 1 and 0 choose /64, /16, w/2, or as the clock source for the baud rate generator. For the relation between the clock source, bit rate register setting, and baud rate, see section 10.2.8, Bit rate register (BRR).
Bit 1 CKS1 0 0 1 1 Bit 0 CKS0 0 1 0 1 Description clock
1 2 w/2 clock* / w clock*
(initial value)
/16 clock /64 clock
Notes: *1 w/2 clock in active (medium-speed/high-speed) mode and sleep mode *2 w clock in subactive mode and subsleep mode. In subactive or subsleep mode, SCI3 can be operated when CPU clock is w/2 only.
10.2.6
Bit
Serial control register 3 (SCR3)
7 TIE 0 R/W 6 RIE 0 R/W 5 TE 0 R/W 4 RE 0 R/W 3 MPIE 0 R/W 2 TEIE 0 R/W 1 CKE1 0 R/W 0 CKE0 0 R/W
Initial value Read/Write
SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous mode clock output, interrupt request enabling or disabling, and the transmit/receive clock source. SCR3 can be read or written by the CPU at any time. SCR3 is initialized to H'00 upon reset, and in standby, module standby or watch mode.
Rev. 4.00, 05/03, page 314 of 562
Bit 7: Transmit interrupt enable (TIE) Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) when transmit data is transferred from the transmit data register (TDR) to the transmit shift register (TSR), and bit TDRE in the serial status register (SSR) is set to 1. TXI can be released by clearing bit TDRE or bit TIE to 0.
Bit 7 TIE 0 1 Description Transmit data empty interrupt request (TXI) disabled Transmit data empty interrupt request (TXI) enabled (initial value)
Bit 6: Receive interrupt enable (RIE) Bit 6 selects enabling or disabling of the receive data full interrupt request (RXI) and the receive error interrupt request (ERI) when receive data is transferred from the receive shift register (RSR) to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is set to 1. There are three kinds of receive error: overrun, framing, and parity. RXI and ERI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or by clearing bit RIE to 0.
Bit 6 RIE 0 1 Description Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled (initial value)
Bit 5: Transmit enable (TE) Bit 5 selects enabling or disabling of the start of transmit operation.
Bit 5 TE 0 1 Description Transmit operation disabled* (TXD32 pin is I/O port) 2 Transmit operation enabled* (TXD32 pin is transmit data pin)
1
(initial value)
Notes: *1 Bit TDRE in SSR is fixed at 1. *2 When transmit data is written to TDR in this state, bit TDRE in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out serial mode register (SMR) settings, and setting of bit SPC32 in SPCR, to decide the transmission format before setting bit TE to 1. Rev. 4.00, 05/03, page 315 of 562
Bit 4: Receive enable (RE) Bit 4 selects enabling or disabling of the start of receive operation.
Bit 4 RE 0 1 Description Receive operation disabled* (RXD32 pin is I/O port) 2 Receive operation enabled* (RXD32 pin is receive data pin)
1
(initial value)
Notes: *1 Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state. *2 In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode. Be sure to carry out serial mode register (SMR) settings to decide the reception format before setting bit RE to 1.
Bit 3: Multiprocessor interrupt enable (MPIE) Bit 3 selects enabling or disabling of the multiprocessor interrupt request. The MPIE bit setting is only valid when asynchronous mode is selected and reception is carried out with bit MP in SMR set to 1. The MPIE bit setting is invalid when bit COM is set to 1 or bit MP is cleared to 0.
Bit 3 MPIE 0 Description Multiprocessor interrupt request disabled (normal receive operation) Clearing condition: When data is received in which the multiprocessor bit is set to 1 Multiprocessor interrupt request enabled* (initial value)
1
Note: * Receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and setting of the RDRF, FER, and OER flags in SSR, are disabled until data with the multiprocessor bit set to 1 is received. When a receive character with the multiprocessor bit set to 1 is received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to 0, and RXI and ERI requests (when bits TIE and RIE in serial control register 3 (SCR3) are set to 1) and setting of the RDRF, FER, and OER flags are enabled.
Rev. 4.00, 05/03, page 316 of 562
Bit 2: Transmit end interrupt enable (TEIE) Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there is no valid transmit data in TDR when MSB data is to be sent.
Bit 2 TEIE 0 1 Description Transmit end interrupt request (TEI) disabled Transmit end interrupt request (TEI) enabled* (initial value)
Note: * TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in SSR, or by clearing bit TEIE to 0.
Bits 1 and 0: Clock enable 1 and 0 (CKE1, CKE0) Bits 1 and 0 select the clock source and enabling or disabling of clock output from the SCK32 pin. The combination of CKE1 and CKE0 determines whether the SCK32 pin functions as an I/O port, a clock output pin, or a clock input pin. The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in asynchronous mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit CKE0 should be cleared to 0. After setting bits CKE1 and CKE0, set the operating mode in the serial mode register (SMR). For details on clock source selection, see table 10.9 in section 10.3.1, Overview.
Bit 1 CKE1 0 0 1 1 Bit 0 CKE0 0 1 0 1 Description Communication Mode Asynchronous Synchronous Asynchronous Synchronous Asynchronous Synchronous Asynchronous Synchronous Clock Source Internal clock Internal clock Internal clock Reserved External clock External clock Reserved Reserved Clock input*
3
SCK32 Pin Function I/O port*
1 1
Serial clock output* 2 Clock output*
Serial clock input
Notes: *1 Initial value *2 A clock with the same frequency as the bit rate is output. *3 Input a clock with a frequency 16 times the bit rate.
Rev. 4.00, 05/03, page 317 of 562
10.2.7
Bit
Serial status register (SSR)
7 TDRE 1 R/(W)* 6 RDRF 0 R/(W)* 5 OER 0 R/(W)* 4 FER 0 R/(W)* 3 PER 0 R/(W)* 2 TEND 1 R 1 MPBR 0 R 0 MPBT 0 R/W
Initial value Read/Write
Note: * Only a write of 0 for flag clearing is possible.
SSR is an 8-bit register containing status flags that indicate the operational status of SCI3, and multiprocessor bits. SSR can be read or written to by the CPU at any time, but 1 cannot be written to bits TDRE, RDRF, OER, PER, and FER. Bits TEND and MPBR are read-only bits, and cannot be modified. SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode. Bit 7: Transmit data register empty (TDRE) Bit 7 indicates that transmit data has been transferred from TDR to TSR.
Bit 7 TDRE 0 Description Transmit data written in TDR has not been transferred to TSR Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR Setting conditions: When bit TE in SCR3 is cleared to 0 When data is transferred from TDR to TSR
1
(initial value)
Rev. 4.00, 05/03, page 318 of 562
Bit 6: Receive data register full (RDRF) Bit 6 indicates that received data is stored in RDR.
Bit 6 RDRF 0 Description There is no receive data in RDR Clearing conditions: After reading RDRF = 1, cleared by writing 0 to RDRF When RDR data is read by an instruction (initial value)
1
There is receive data in RDR Setting condition: When reception ends normally and receive data is transferred from RSR to RDR
Note: If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will result and the receive data will be lost.
Bit 5: Overrun error (OER) Bit 5 indicates that an overrun error has occurred during reception.
Bit 5 OER 0 Description Reception in progress or completed* Clearing condition: After reading OER = 1, cleared by writing 0 to OER 2 An overrun error has occurred during reception* Setting condition: When reception is completed with RDRF set to 1
1
(initial value)
1
Notes: *1 When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its previous state. *2 RDR retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with bit OER set to 1, and in synchronous mode, transmission cannot be continued either.
Rev. 4.00, 05/03, page 319 of 562
Bit 4: Framing error (FER) Bit 4 indicates that a framing error has occurred during reception in asynchronous mode.
Bit 4 FER 0 Description Reception in progress or completed* Clearing condition: After reading FER = 1, cleared by writing 0 to FER A framing error has occurred during reception Setting condition: When the stop bit at the end of the receive data is checked for a value 2 of 1 at the end of reception, and the stop bit is 0*
1
(initial value)
1
Notes: *1 When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its previous state. *2 Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, and the second stop bit is not checked. When a framing error occurs the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit FER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.
Bit 3: Parity error (PER) Bit 3 indicates that a parity error has occurred during reception with parity added in asynchronous mode.
Bit 3 PER 0 Description Reception in progress or completed* (initial value) Clearing condition: After reading PER = 1, cleared by writing 0 to PER 2 A parity error has occurred during reception* Setting condition: When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR)
1
1
Notes: *1 When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains its previous state. *2 Receive data in which a parity error has occurred is still transferred to RDR, but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.
Rev. 4.00, 05/03, page 320 of 562
Bit 2: Transmit end (TEND) Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent. Bit 2 is a read-only bit and cannot be modified.
Bit 2 TEND 0 Description Transmission in progress Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction Transmission ended (initial value) Setting conditions: When bit TE in SCR3 is cleared to 0 When bit TDRE is set to 1 when the last bit of a transmit character is sent
1
Bit 1: Multiprocessor bit receive (MPBR) Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format reception in asynchronous mode. Bit 1 is a read-only bit and cannot be modified.
Bit 1 MPBR 0 1 Description Data in which the multiprocessor bit is 0 has been received* Data in which the multiprocessor bit is 1 has been received (initial value)
Note: * When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MPBR is not affected and retains its previous state.
Bit 0: Multiprocessor bit transfer (MPBT) Bit 0 stores the multiprocessor bit added to transmit data when transmitting in asynchronous mode. The bit MPBT setting is invalid when synchronous mode is selected, when the multiprocessor communication function is disabled, and when not transmitting.
Bit 0 MPBT 0 1 Description A 0 multiprocessor bit is transmitted A 1 multiprocessor bit is transmitted (initial value)
Rev. 4.00, 05/03, page 321 of 562
10.2.8
Bit
Bit rate register (BRR)
7 BRR7 1 R/W 6 BRR6 1 R/W 5 BRR5 1 R/W 4 BRR4 1 R/W 3 BRR3 1 R/W 2 BRR2 1 R/W 1 BRR1 1 R/W 0 BRR0 1 R/W
Initial value Read/Write
BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode register (SMR). BRR can be read or written by the CPU at any time. BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode. Table 10.3 shows examples of BRR settings in asynchronous mode. The values shown are for active (high-speed) mode. Table 10.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)
OSC 32.8 kHz Bit Rate (bit/s) 110 150 200 250 300 600 1200 2400 4800 9600 19200 31250 38400 n N Error (%) n -- 0 0 -- 0 0 -- -- -- -- -- -- -- 38.4 kHz N -- 3 2 -- 1 0 -- -- -- -- -- -- -- Error (%) n -- 0 0 -- 0 0 -- -- -- -- -- -- -- -- 2 0 0 0 0 0 0 -- -- -- 0 -- 2 MHz N -- 12 Error (%) n -- 0.16 2 3 3 0 3 3 2 2 0 0 0 -- 0 2.4576 MHz N 21 3 2 1 0 1 0 7 3 1 -- 0 Error (%) n -0.83 -- 0 0 0 0 0 0 0 0 0 -- 0 2 -- 2 0 0 0 0 -- -- 0 -- 4 MHz N -- 25 -- 12 51 25 12 -- -- 1 -- Error (%) -- 0.16 -- 0.16 0.16 0.16 0.16 -- -- 0 --
Cannot be used, as error exceeds 3%
155 0.16 124 0 103 0.16 51 25 12 -- -- -- 0 -- 0.16 0.16 0.16 -- -- -- 0 --
153 -0.26 0
249 0 103 0.16
Rev. 4.00, 05/03, page 322 of 562
Table 10.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)
OSC 10 MHz Bit Rate (bit/s) 110 150 200 250 300 600 1200 2400 4800 9600 19200 31250 38400 n 2 2 2 2 -- -- 0 0 -- -- -- 0 -- N 88 64 48 38 -- -- 64 -- -- -- 4 -- Error (%) n -0.25 2 0.16 0.16 -- -- 0.16 -- -- -- 0 -- 2 2 2 2 0 0 0 0 0 0 -- -0.35 2 16 MHz N Error (%)
141 -0.02 103 0.16 77 62 51 25 0.16 -0.79 0.16 0.16
129 0.16
207 0.16 103 0.16 51 25 12 7 -- 0.16 0.16 0.16 0 --
Notes: 1. The setting should be made so that the error is not more than 1%. 2. The value set in BRR is given by the following equation: N= OSC (64 x 2
2n
x B)
-1
where
B: N: OSC: n:
Bit rate (bit/s) Baud rate generator BRR setting (0 N 255) Value of OSC (Hz) Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.4.)
3. The error in table 10.3 is the value obtained from the following equation, rounded to two decimal places.
Error (%) = B (rate obtained from n, N, OSC) - R(bit rate in left-hand column in table 10.3.) R (bit rate in left-hand column in table 10.3.) x 100
Rev. 4.00, 05/03, page 323 of 562
Table 10.4 Relation between n and Clock
SMR Setting n 0 0 2 3 Clock
1 2 w/2* /w*
CKS1 0 0 1 1
CKS0 0 1 0 1
/16 /64
Notes: *1 w/2 clock in active (medium-speed/high-speed) mode and sleep mode *2 w clock in subactive mode and subsleep mode In subactive or subsleep mode, SCI3 can be operated when CPU clock is w/2 only.
Table 10.5 shows the maximum bit rate for each frequency. The values shown are for active (high-speed) mode. Table 10.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)
Maximum Bit Rate (bit/s) 600 31250 38400 62500 156250 250000 Setting n 0 0 0 0 0 0 N 0 0 0 0 0 0
OSC (MHz) 0.0384* 2 2.4576 4 10 16
Note: * When SMR is set up to CKS1 = 0, CKS0 = 1.
Rev. 4.00, 05/03, page 324 of 562
Table 10.6 shows examples of BRR settings in synchronous mode. The values shown are for active (high-speed) mode. Table 10.6 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (1)
OSC Bit Rate (bit/s) 200 250 300 500 1k 2.5k 5k 10k 25k 50k 100k 250k 500k 1M 38.4 kHz n 0 -- 2 N 23 -- 0 Error 0 -- 0 n -- -- -- -- 0 0 0 0 0 0 -- 0 2 MHz N -- -- -- -- 249 99 49 24 9 4 -- 0 Error -- -- -- -- 0 0 0 0 0 0 -- 0 n -- 2 -- -- -- 0 0 0 0 0 0 0 0 4 MHz N -- 124 -- -- -- 199 99 49 19 9 4 1 0 Error -- 0 -- -- -- 0 0 0 0 0 0 0 0
Rev. 4.00, 05/03, page 325 of 562
Table 10.6 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (2)
OSC Bit Rate (bit/s) 200 250 300 500 1k 2.5k 5k 10k 25k 50k 100k 250k 500k 1M 10 MHz n -- -- -- -- -- -- 0 0 0 0 -- 0 -- -- N -- -- -- -- -- -- 249 124 49 24 -- 4 -- -- Error -- -- -- -- -- -- 0 0 0 0 -- 0 -- -- n -- 3 -- 2 2 2 2 0 0 0 0 0 0 0 16 MHz N -- 124 -- 249 124 49 24 199 79 39 19 7 3 1 Error -- 0 -- 0 0 0 0 0 0 0 0 0 0 0
Blank: Cannot be set. --: A setting can be made, but an error will result. Notes: The value set in BRR is given by the following equation: N= OSC (8 x 2
2n
x B)
-1
where
B: N: OSC: n:
Bit rate (bit/s) Baud rate generator BRR setting (0 N 255) Value of OSC (Hz) Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.7.)
Rev. 4.00, 05/03, page 326 of 562
Table 10.7 Relation between n and Clock
SMR Setting n 0 0 2 3 Clock
1 2 w/2* /w*
CKS1 0 0 1 1
CKS0 0 1 0 1
/16 /64
Notes: *1 w/2 clock in active (medium-speed/high-speed) mode and sleep mode *2 w clock in subactive mode and subsleep mode In subactive or subsleep mode, SCI3 can be operated when CPU clock is w/2 only.
Rev. 4.00, 05/03, page 327 of 562
10.2.9
Bit
Clock stop register 1 (CKSTPR1)
7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
Initial value Read/Write
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules. Bit 5: SCI3 module standby mode control (S32CKSTP) Bit 5 controls setting and clearing of module standby mode for SCI3.
S32CKSTP 0 1 Description SCI3 is set to module standby mode SCI3 module standby mode is cleared (initial value)
Note: All SCI3 register is initialized in module standby mode.
10.2.10 Serial Port Control Register (SPCR)
Bit Initial value Read/Write 7 1 6 1 5 SPC32 0 R/W W 4 3 0 R/W 2 0 R/W W W 1 0
SCINV3 SCINV2
SPCR is an 8-bit readable/writable register that performs RXD32 and TXD32 pin input/output data inversion switching. Bits 7 and 6: Reserved bits Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.
Rev. 4.00, 05/03, page 328 of 562
Bit 5: P42/TXD32 pin function switch (SPC32) This bit selects whether pin P42/TXD32 is used as P42 or as TXD32.
Bit 5 SPC32 0 1 Description Functions as P42 I/O pin Functions as TXD32 output pin* (initial value)
Note: * Set the TE bit in SCR3 after setting this bit to 1.
Bit 4: Reserved bit Bit 4 is reserved; only 0 can be written to this bit. Bit 3: TXD32 pin output data inversion switch Bit 3 specifies whether or not TXD32 pin output data is to be inverted.
Bit 3 SCINV3 0 1 Description TXD32 output data is not inverted TXD32 output data is inverted (initial value)
Bit 2: RXD32 pin input data inversion switch Bit 2 specifies whether or not RXD32 pin input data is to be inverted.
Bit 2 SCINV2 0 1 Description RXD32 input data is not inverted RXD32 input data is inverted (initial value)
Bits 1 and 0: Reserved bits Bits 1 and 0 are reserved; only 0 can written to these bits.
Rev. 4.00, 05/03, page 329 of 562
10.3
10.3.1
Operation
Overview
SCI3 can perform serial communication in two modes: asynchronous mode in which synchronization is provided character by character, and synchronous mode in which synchronization is provided by clock pulses. The serial mode register (SMR) is used to select asynchronous or synchronous mode and the data transfer format, as shown in table 10.8. The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE0 in SCR3, as shown in table 10.9. 1. Asynchronous mode * Choice of 5-, 7-, or 8-bit data length * Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits. (The combination of these parameters determines the data transfer format and the character length.) * Framing error (FER), parity error (PER), overrun error (OER), and break detection during reception * Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and a clock with the same frequency as the bit rate can be output. When external clock is selected: A clock with a frequency 16 times the bit rate must be input. (The on-chip baud rate generator is not used.) 2. Synchronous mode * Data transfer format: Fixed 8-bit data length * Overrun error (OER) detection during reception * Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and a serial clock is output. When external clock is selected: The on-chip baud rate generator is not used, and SCI3 operates on the input serial clock.
Rev. 4.00, 05/03, page 330 of 562
Table 10.8 SMR Settings and Corresponding Data Transfer Formats
SMR bit 7 bit 6 COM CHR 0 0 bit 2 MP 0 bit 5 PE 0 1 1 0 1 0 1 0 1 1 0 1 1 * 0 * bit 3 STOP Mode 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 * Synchronous mode 8-bit data No No 5-bit data No Yes 7-bit data Yes 5-bit data No 8-bit data Yes No Yes 7-bit data No Data Length Data Transfer Format Multiprocessor Parity Stop Bit Bit Bit Length No Yes 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits No *: Don't care
Asynchronous 8-bit data No mode
Rev. 4.00, 05/03, page 331 of 562
Table 10.9 SMR and SCR3 Settings and Clock Source Selection
SMR SCR3 Bit 0 Transmit/Receive Clock Clock Source SCK32 Pin Function I/O port (SCK32 pin not used) Outputs clock with same frequency as bit rate Inputs clock with frequency 16 times bit rate Outputs serial clock Inputs serial clock
Bit 7 Bit 1
COM CKE1 CKE0 Mode 0 0 1 1 0 1 1 0 1 1 0 1 0 1 0 0 0 1 1 1 Synchronous mode
Asynchronous Internal mode External Internal External
Reserved (Do not specify these combinations)
3. Interrupts and continuous transmission/reception SCI3 can carry out continuous reception using RXI and continuous transmission using TXI. These interrupts are shown in table 10.10. Table 10.10 Transmit/Receive Interrupts
Interrupt RXI Flags RDRF RIE Interrupt Request Conditions When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.2(a).) When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.2(b).) When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.2(c).) Notes The RXI interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed. The TXI interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted. TEI indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is sent.
TXI
TDRE TIE
TEI
TEND TEIE
Rev. 4.00, 05/03, page 332 of 562
RDR
RDR
RSR (reception in progress) RXD32 pin RDRF = 0 RXD32 pin
RSR (reception completed, transfer)
RDRF 1 (RXI request when RIE = 1)
Figure 10.2(a) RDRF Setting and RXI Interrupt
TDR (next transmit data) TDR
TSR (transmission in progress) TXD32 pin TDRE = 0 TXD32 pin
TSR (transmission completed, transfer) 1 TDRE (TXI request when TIE = 1)
Figure 10.2(b) TDRE Setting and TXI Interrupt
TDR TDR
TSR (transmission in progress) TXD32 pin TEND = 0 TXD32 pin
TSR (reception completed)
TEND 1 (TEI request when TEIE = 1)
Figure 10.2(c) TEND Setting and TEI Interrupt
Rev. 4.00, 05/03, page 333 of 562
10.3.2
Operation in Asynchronous Mode
In asynchronous mode, serial communication is performed with synchronization provided character by character. A start bit indicating the start of communication and one or two stop bits indicating the end of communication are added to each character before it is sent. SCI3 has separate transmission and reception units, allowing full-duplex communication. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception. 1. Data transfer format The general data transfer format in asynchronous communication is shown in figure 10.3.
(LSB) Serial data Start bit Transmit/receive data (MSB) Parity bit Stop bit(s) 1 Mark state
1 bit
5, 7, or 8 bits
1 bit or none
1 or 2 bits
One transfer data unit (character or frame)
Figure 10.3 Data Format in Asynchronous Communication In asynchronous communication, the communication line is normally in the mark state (high level). SCI3 monitors the communication line and when it detects a space (low level), identifies this as a start bit and begins serial data communication. One transfer data character consists of a start bit (low level), followed by transmit/receive data (LSB-first format, starting from the least significant bit), a parity bit (high or low level), and finally one or two stop bits (high level). In asynchronous mode, synchronization is performed by the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit.
Rev. 4.00, 05/03, page 334 of 562
Table 10.11 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in the serial mode register (SMR). Table 10.11 Data Transfer Formats (Asynchronous Mode)
SMR CHR PE 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 MP 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 STOP 0 1 0 1 0 S 1 0 S 1 S 0 1 0 1 0 1 0 1 S S S S S S S S 5-bit data 7-bit data 7-bit data 7-bit data 7-bit data 7-bit data 7-bit data 5-bit data 5-bit data
P STOP STOP STOP
Serial Data Transfer Format and Frame Length 1 S S 2 3 4 5 6 7 8 9 10 11 12
STOP
8-bit data 8-bit data
STOP STOP
S S
8-bit data 8-bit data
MPB STOP
MPB STOP STOP
8-bit data 8-bit data 5-bit data
P
STOP
S
P
STOP STOP
STOP
STOP
STOP STOP
MPB STOP
MPB STOP STOP
P
STOP
P
STOP STOP
P
STOP STOP
Notation: S: Start bit STOP: Stop bit P: Parity bit MPB: Multiprocessor bit
Rev. 4.00, 05/03, page 335 of 562
2. Clock Either an internal clock generated by the baud rate generator or an external clock input at the SCK32 pin can be selected as the SCI3 transmit/receive clock. The selection is made by means of bit COM in SMR and bits SCE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection. When an external clock is input at the SCK32 pin, the clock frequency should be 16 times the bit rate. When SCI3 operates on an internal clock, the clock can be output at the SCK32 pin. In this case the frequency of the output clock is the same as the bit rate, and the phase is such that the clock rises at the center of each bit of transmit/receive data, as shown in figure 10.4.
Clock Serial data 0 D0 D1 D2 D3 D4 D5 D6 D7 0/1 1 1
1 character (1 frame)
Figure 10.4 Phase Relationship between Output Clock and Transfer Data (Asynchronous Mode) (8-bit data, parity, 2 stop bits) 3. Data transfer operations * SCI3 initialization Before data is transferred on SCI3, bits TE and RE in SCR3 must first be cleared to 0, and then SCI3 must be initialized as follows. Note: If the operation mode or data transfer format is changed, bits TE and RE must first be cleared to 0. When bit TE is cleared to 0, bit TDRE is set to 1. Note that the RDRF, PER, FER, and OER flags and the contents of RDR are retained when RE is cleared to 0. When an external clock is used in asynchronous mode, the clock should not be stopped during operation, including initialization. When an external clock is used in synchronous mode, the clock should not be supplied during operation, including initialization.
Rev. 4.00, 05/03, page 336 of 562
Figure 10.5 shows an example of a flowchart for initializing SCI3.
Start
Clear bits TE and RE to 0 in SCR3
1
Set bits CKE1 and CKE0
2
Set data transfer format in SMR
1. Set clock selection in SCR3. Be sure to clear the other bits to 0. If clock output is selected in asynchronous mode, the clock is output immediately after setting bits CKE1 and CKE0. If clock output is selected for reception in synchronous mode, the clock is output immediately after bits CKE1, CKE0, and RE are set to 1. 2. Set the data transfer format in the serial mode register (SMR). 3. Write the value corresponding to the transfer rate in BRR. This operation is not necessary when an external clock is selected. 4. Wait for at least one bit period, then set bits TIE, RIE, MPIE, and TEIE in SCR3, and set bits RE and TE to 1 in SCR3. Setting bits TE and RE enables the TXD32 and RXD32 pins to be used. In asynchronous mode the mark state is established when transmitting, and the idle state waiting for a start bit when receiving.
3
Set value in BRR Wait No
Has 1-bit period elapsed? Yes Set bit SPC32 to 1 in SPCR Set bits TIE, RIE, MPIE, and TEIE in SCR3, and set bits RE and TE to 1 in SCR3
4
End
Figure 10.5 Example of SCI3 Initialization Flowchart
Rev. 4.00, 05/03, page 337 of 562
* Transmitting Figure 10.6 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.
Start Sets bit SPC32 to 1 in SPCR Read bit TDRE in SSR
1
No TDRE = 1? Yes Write transmit data to TDR
1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. (After the TE bit is set to 1, one frame of 1s is output, then transmission is possible.) 2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. 3. If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.
2
Continue data transmission? No Read bit TEND in SSR
Yes
TEND = 1? Yes 3
No
Break output? Yes Set PDR = 0, PCR = 1
No
Clear bit TE to 0 in SCR3
End
Figure 10.6 Example of Data Transmission Flowchart (Asynchronous Mode)
Rev. 4.00, 05/03, page 338 of 562
SCI3 operates as follows when transmitting data. SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made. Serial data is transmitted from the TXD32 pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made. Figure 10.7 shows an example of the operation when transmitting in asynchronous mode.
Start bit Serial data 1 0 D0 D1 1 frame Transmit data D7 Parity Stop Start bit bit bit 0/1 1 0 D0 Transmit data D1 1 frame D7 Parity Stop bit bit 0/1 1 Mark state 1
TDRE TEND LSI TXI request operation User processing TDRE cleared to 0 Data written to TDR TXI request TEI request
Figure 10.7 Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit)
Rev. 4.00, 05/03, page 339 of 562
* Receiving Figure 10.8 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.
Start
1
Read bits OER, PER, FER in SSR
OER + PER + FER = 1? No 2 Read bit RDRF in SSR
Yes
1. Read bits OER, PER, and FER in the serial status register (SSR) to determine if there is an error. If a receive error has occurred, execute receive error processing. 2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically. 3. When continuing data reception, finish reading of bit RDRF and RDR before receiving the stop bit of the current frame. When the data in RDR is read, bit RDRF is cleared to 0 automatically.
RDRF = 1? Yes Read receive data in RDR
No
4
Receive error processing
3
Continue data reception? No
Yes
(A) Clear bit RE to 0 in SCR3
End
Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode)
Rev. 4.00, 05/03, page 340 of 562
4
Start receive error processing Overrun error processing OER = 1? No FER = 1? No PER = 1? No Clear bits OER, PER, FER to 0 in SSR Parity error processing Yes Framing error processing Yes Yes
Break? No
4. If a receive error has occurred, read bits OER, PER, and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER, PER, and FER are all cleared to 0. Yes Reception cannot be resumed if any of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD32 pin.
(A)
End of receive error processing
Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) (cont)
Rev. 4.00, 05/03, page 341 of 562
SCI3 operates as follows when receiving data. SCI3 monitors the communication line, and when it detects a 0 start bit, performs internal synchronization and begins reception. Reception is carried out in accordance with the relevant data transfer format in table 10.11. The received data is first placed in RSR in LSB-to-MSB order, and then the parity bit and stop bit(s) are received. SCI3 then carries out the following checks. * Parity check SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR). * Stop bit check SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked. * Status check SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR. If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error checks identify a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF retains its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested. Table 10.12 shows the conditions for detecting a receive error, and receive data processing. Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception. Table 10.12 Receive Error Detection Conditions and Receive Data Processing
Receive Error Abbr. Overrun error OER Detection Conditions When the next date receive operation is completed while bit RDRF is still set to 1 in SSR When the stop bit is 0 Receive Data Processing Receive data is not transferred from RSR to RDR Receive data is transferred from RSR to RDR
Framing error Parity error
FER PER
When the parity (odd or even) set Receive data is transferred in SMR is different from that of from RSR to RDR the received data
Rev. 4.00, 05/03, page 342 of 562
Figure 10.9 shows an example of the operation when receiving in asynchronous mode.
Start bit Serial data 1 0 D0 D1 1 frame Receive data D7 Parity Stop Start bit bit bit 0/1 1 0 D0 Receive data D1 1 frame D7 Parity Stop bit bit 0/1 0 Mark state (idle state) 1
RDRF FER LSI operation User processing RXI request RDRF cleared to 0 RDR data read 0 start bit detected ERI request in response to framing error Framing error processing
Figure 10.9 Example of Operation when Receiving in Asynchronous Mode (8-bit data, parity, 1 stop bit) 10.3.3 Operation in Synchronous Mode
In synchronous mode, SCI3 transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication. SCI3 has separate transmission and reception units, allowing full-duplex communication with a shared clock. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.
Rev. 4.00, 05/03, page 343 of 562
1. Data transfer format The general data transfer format in asynchronous communication is shown in figure 10.10.
* Serial clock LSB Serial data Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 MSB Bit 7
*
Don't care
8 bits One transfer data unit (character or frame)
Don't care
Note: * High level except in continuous transmission/reception
Figure 10.10 Data Format in Synchronous Communication In synchronous communication, data on the communication line is output from one falling edge of the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of the serial clock. One transfer data character begins with the LSB and ends with the MSB. After output of the MSB, the communication line retains the MSB state. When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial clock. The data transfer format uses a fixed 8-bit data length. Parity and multiprocessor bits cannot be added. 2. Clock Either an internal clock generated by the baud rate generator or an external clock input at the SCK32 pin can be selected as the SCI3 serial clock. The selection is made by means of bit COM in SMR and bits CKE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection. When SCI3 operates on an internal clock, the serial clock is output at the SCK32 pin. Eight pulses of the serial clock are output in transmission or reception of one character, and when SCI3 is not transmitting or receiving, the clock is fixed at the high level.
Rev. 4.00, 05/03, page 344 of 562
3. Data transfer operations * SCI3 initialization Data transfer on SCI3 first of all requires that SCI3 be initialized as described in section 10.3.2, 3. SCI3 initialization, and shown in figure 10.5. * Transmitting Figure 10.11 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.
Start Sets bit SPC32 to 1 in SPCR
1
Read bit TDRE in SSR
TDRE = 1? Yes Write transmit data to TDR
No
1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically, the clock is output, and data transmission is started. When clock output is selected, the clock is output and data transmission started when data is written to TDR. 2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
2
Continue data transmission? No Read bit TEND in SSR
Yes
TEND = 1? Yes Clear bit TE to 0 in SCR3
No
End
Figure 10.11 Example of Data Transmission Flowchart (Synchronous Mode)
Rev. 4.00, 05/03, page 345 of 562
SCI3 operates as follows when transmitting data. SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made. When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock is selected, data is output in synchronization with the input clock. Serial data is transmitted from the TXD32 pin in order from the LSB (bit 0) to the MSB (bit 7). When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made. After transmission ends, the SCK pin is fixed at the high level. Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data reception status is set to 1. Check that these error flags are all cleared to 0 before a transmit operation. Figure 10.12 shows an example of the operation when transmitting in synchronous mode.
Serial clock Serial data Bit 0 Bit 1 Bit 7 Bit 0 Bit 1 Bit 6 Bit 7
1 frame TDRE TEND TXI request LSI operation User processing TDRE cleared to 0 Data written to TDR TXI request
1 frame
TEI request
Figure 10.12 Example of Operation when Transmitting in Synchronous Mode
Rev. 4.00, 05/03, page 346 of 562
* Receiving Figure 10.13 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.
Start
1
Read bit OER in SSR
1. Read bit OER in the serial status register (SSR) to determine if there is an error. If an overrun error has occurred, execute overrun error processing. Yes 2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically. 3. When continuing data reception, finish reading of bit RDRF and RDR before receiving the MSB (bit 7) of the current frame. When the data in RDR is read, bit RDRF is cleared to 0 automatically. 4. If an overrun error has occurred, read bit OER in SSR, and after carrying out the necessary error processing, clear bit OER to 0. Reception cannot be resumed if bit OER is set to 1. Overrun error processing
OER = 1? No 2 Read bit RDRF in SSR
RDRF = 1? Yes Read receive data in RDR
No
4
3
Continue data reception? No Clear bit RE to 0 in SCR3
Yes
4
Start overrun error processing
End
Overrun error processing
Clear bit OER to 0 in SSR
End of overrun error processing
Figure 10.13 Example of Data Reception Flowchart (Synchronous Mode)
Rev. 4.00, 05/03, page 347 of 562
SCI3 operates as follows when receiving data. SCI3 performs internal synchronization and begins reception in synchronization with the serial clock input or output. The received data is placed in RSR in LSB-to-MSB order. After the data has been received, SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR. If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies an overrun error, bit OER is set to 1. Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested. See table 10.12 for the conditions for detecting a receive error, and receive data processing. Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception. Figure 10.14 shows an example of the operation when receiving in synchronous mode.
Serial clock Serial data Bit 7 Bit 0 Bit 7 Bit 0 Bit 1 Bit 6 Bit 7
1 frame RDRF OER LSI operation User processing RXI request RDRE cleared to 0 RDR data read RXI request
1 frame
ERI request in response to overrun error RDR data has not been read (RDRF = 1) Overrun error processing
Figure 10.14 Example of Operation when Receiving in Synchronous Mode
Rev. 4.00, 05/03, page 348 of 562
* Simultaneous transmit/receive Figure 10.15 shows an example of a flowchart for a simultaneous transmit/receive operation. This procedure should be followed for simultaneous transmission/reception after initializing SCI3.
Start Sets bit SPC32 to 1 in SPCR
1
Read bit TDRE in SSR
TDRE = 1? Yes Write transmit data to TDR
No
1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. 2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically. 3. When continuing data transmission/reception, finish reading of bit RDRF and RDR before receiving the MSB (bit 7) of the current frame. Before receiving the MSB (bit 7) of the current frame, also read TDRE = 1 to confirm that a write can be performed, then write data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically, and when the data in RDR is read, bit RDRF is cleared to 0 automatically. 4. If an overrun error has occurred, read bit OER in SSR, and after carrying out the necessary error processing, clear bit OER to 0. Transmission and reception cannot be resumed if bit OER is set to 1. See figure 10.13 for details on overrun error processing.
Read bit OER in SSR
OER = 1? No Read bit RDRF in SSR
Yes
2
RDRF = 1? Yes Read receive data in RDR
No
4
Overrun error processing
3
Continue data transmission/reception? No Clear bits TE and RE to 0 in SCR3
Yes
End
Figure 10.15 Example of Simultaneous Data Transmission/Reception Flowchart (Synchronous Mode)
Rev. 4.00, 05/03, page 349 of 562
Notes: 1. When switching from transmission to simultaneous transmission/reception, check that SCI3 has finished transmitting and that bits TDRE and TEND are set to 1, clear bit TE to 0, and then set bits TE and RE to 1 simultaneously. 2. When switching from reception to simultaneous transmission/reception, check that SCI3 has finished receiving, clear bit RE to 0, then check that bit RDRF and the error flags (OER, FER, and PER) are cleared to 0, and finally set bits TE and RE to 1 simultaneously. 10.3.4 Multiprocessor Communication Function
The multiprocessor communication function enables data to be exchanged among a number of processors on a shared communication line. Serial data communication is performed in asynchronous mode using the multiprocessor format (in which a multiprocessor bit is added to the transfer data). In multiprocessor communication, each receiver is assigned its own ID code. The serial communication cycle consists of two cycles, an ID transmission cycle in which the receiver is specified, and a data transmission cycle in which the transfer data is sent to the specified receiver. These two cycles are differentiated by means of the multiprocessor bit, 1 indicating an ID transmission cycle, and 0, a data transmission cycle. The sender first sends transfer data with a 1 multiprocessor bit added to the ID code of the receiver it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit added to the transmit data. When a receiver receives transfer data with the multiprocessor bit set to 1, it compares the ID code with its own ID code, and if they are the same, receives the transfer data sent next. If the ID codes do not match, it skips the transfer data until data with the multiprocessor bit set to 1 is sent again. In this way, a number of processors can exchange data among themselves. Figure 10.16 shows an example of communication between processors using the multiprocessor format.
Rev. 4.00, 05/03, page 350 of 562
Sender Communication line
Receiver A (ID = 01)
Receiver B (ID = 02)
Receiver C (ID = 03)
Receiver D (ID = 04)
Serial data
H'01 (MPB = 1) ID transmission cycle (specifying the receiver)
H'AA (MPB = 0) Data transmission cycle (sending data to the receiver specified by the ID) MPB: Multiprocessor bit
Figure 10.16 Example of Inter-Processor Communication Using Multiprocessor Format (Sending data H'AA to receiver A) There is a choice of four data transfer formats. If a multiprocessor format is specified, the parity bit specification is invalid. See table 10.11 for details. For details on the clock used in multiprocessor communication, see section 10.3.2, Operation in Asynchronous Mode. * Multiprocessor transmitting Figure 10.17 shows an example of a flowchart for multiprocessor data transmission. This procedure should be followed for multiprocessor data transmission after initializing SCI3.
Rev. 4.00, 05/03, page 351 of 562
Start Sets bit SPC32 to 1 in SPCR
1
Read bit TDRE in SSR
TDRE = 1? Yes Set bit MPBT in SSR
No
1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then set bit MPBT in SSR to 0 or 1 and write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. 2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. 3. If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.
Write transmit data to TDR
2
Continue data transmission? No Read bit TEND in SSR
Yes
TEND = 1? Yes
No
3
Break output? Yes
No
Set PDR = 0, PCR = 1
Clear bit TE to 0 in SCR3
End
Figure 10.17 Example of Multiprocessor Data Transmission Flowchart
Rev. 4.00, 05/03, page 352 of 562
SCI3 operates as follows when transmitting data. SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made. Serial data is transmitted from the TXD pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made. Figure 10.18 shows an example of the operation when transmitting using the multiprocessor format.
Start bit Serial data 1 0 D0 D1 1 frame Transmit data D7 Stop Start bit bit 1 0 D0 Transmit data D1 1 frame Stop bit 1 Mark state 1
MPB 0/1
MPB 0/1
D7
TDRE TEND LSI TXI request operation User processing TDRE cleared to 0 Data written to TDR TXI request TEI request
Figure 10.18 Example of Operation when Transmitting using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit) * Multiprocessor receiving Figure 10.19 shows an example of a flowchart for multiprocessor data reception. This procedure should be followed for multiprocessor data reception after initializing SCI3.
Rev. 4.00, 05/03, page 353 of 562
Start 1. Set bit MPIE to 1 in SCR3. 2. Read bits OER and FER in the serial status register (SSR) to determine if there is an error. If a receive error has occurred, execute receive error processing. 3. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR and compare it with this receiver's own ID. If the ID is not this receiver's, set bit MPIE to 1 again. When the RDR data is read, bit RDRF is cleared to 0 automatically. 4. Read SSR and check that bit RDRF is set to 1, then read the data in RDR. 5. If a receive error has occurred, read bits OER and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER and FER are both cleared to 0. Reception cannot be resumed if either of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD32 pin.
1
Set bit MPIE to 1 in SCR3
2
Read bits OER and FER in SSR Yes
OER + FER = 1? No 3 Read bit RDRF in SSR
RDRF = 1? Yes Read receive data in RDR
No
Own ID? Yes Read bits OER and FER in SSR
No
OER + FER = 1? No 4 Read bit RDRF in SSR
Yes
RDRF = 1? Yes Read receive data in RDR 4
No
5
Receive error processing
Continue data reception? No Clear bit RE to 0 in SCR3 End
Yes
(A)
Figure 10.19 Example of Multiprocessor Data Reception Flowchart
Rev. 4.00, 05/03, page 354 of 562
Start receive error processing
Overrun error processing Yes Yes Break? Yes No Framing error processing
OER = 1? No FER = 1? No Clear bits OER and FER to 0 in SSR
End of receive error processing
(A)
Figure 10.19 Example of Multiprocessor Data Reception Flowchart (cont) Figure 10.20 shows an example of the operation when receiving using the multiprocessor format.
Rev. 4.00, 05/03, page 355 of 562
Start bit Serial data 1 0 D0
Receive data (ID1) D1 1 frame D7
MPB 1
Stop Start bit bit 1 0 D0
Receive data (Data1) D1 1 frame D7
MPB 0
Stop bit 1
Mark state (idle state) 1
MPIE
RDRF RDR value LSI operation User processing RXI request MPIE cleared to 0 RDRF cleared to 0 RDR data read When data is not this receiver's ID, bit MPIE is set to 1 again ID1
No RXI request RDR retains previous state
(a) When data does not match this receiver's ID
Start bit Serial data 1 0 D0
Receive data (ID2) D1 1 frame D7
MPB 1
Stop Start bit bit 1 0 D0
Receive data (Data2) D1 1 frame D7
MPB 0
Stop bit 1
Mark state (idle state) 1
MPIE
RDRF RDR value LSI operation User processing ID1 ID2 Data2
RXI request MPIE cleared to 0
RDRF cleared to 0 RDR data read
RXI request
RDRF cleared to 0 RDR data read Bit MPIE set to 1 again
When data is this receiver's ID, reception is continued
(b) When data matches this receiver's ID
Figure 10.20 Example of Operation when Receiving using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit)
Rev. 4.00, 05/03, page 356 of 562
10.4
Interrupts
SCI3 can generate six kinds of interrupts: transmit end, transmit data empty, receive data full, and three receive error interrupts (overrun error, framing error, and parity error). These interrupts have the same vector address. The various interrupt requests are shown in table 10.13. Table 10.13 SCI3 Interrupt Requests
Interrupt Abbr. RXI TXI TEI ERI Interrupt Request Interrupt request initiated by receive data full flag (RDRF) Interrupt request initiated by transmit data empty flag (TDRE) Interrupt request initiated by transmit end flag (TEND) Interrupt request initiated by receive error flag (OER, FER, PER) Vector Address H'0024
Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3. When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission. The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupt request (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to TDR, a TXI interrupt will be requested even if the transmit data is not ready. Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt request (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TDR, a TEI interrupt will be requested even if the transmit data has not been sent. Effective use of these interrupt requests can be made by having processing that transfers transmit data to TDR carried out in the interrupt service routine. To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, the enable bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit data has been transferred to TDR. When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception. For further details, see section 3.3, Interrupts.
Rev. 4.00, 05/03, page 357 of 562
10.5
Application Notes
The following points should be noted when using SCI3. 1. Relation between writes to TDR and bit TDRE Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When SCI3 transfers data from TDR to TSR, bit TDRE is set to 1. Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR once only (not two or more times). 2. Operation when a number of receive errors occur simultaneously If a number of receive errors are detected simultaneously, the status flags in SSR will be set to the states shown in table 10.14. If an overrun error is detected, data transfer from RSR to RDR will not be performed, and the receive data will be lost. Table 10.14 SSR Status Flag States and Receive Data Transfer
SSR Status Flags RDRF* OER 1 0 0 1 1 0 1 1 0 0 1 1 0 1 FER 0 1 0 1 0 1 1 PER 0 0 1 0 1 1 1 Receive Data Transfer Receive Error Status RSR RDR X O O X X O X Overrun error Framing error Parity error Overrun error + framing error Overrun error + parity error Framing error + parity error Overrun error + framing error + parity error
O : Receive data is transferred from RSR to RDR. X : Receive data is not transferred from RSR to RDR. Note: * Bit RDRF retains its state prior to data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, RDRF will be cleared to 0.
Rev. 4.00, 05/03, page 358 of 562
3. Break detection and processing When a framing error is detected, a break can be detected by reading the value of the RXD32 pin directly. In a break, the input from the RXD32 pin becomes all 0s, with the result that bit FER is set and bit PER may also be set. SCI3 continues the receive operation even after receiving a break. Note, therefore, that even though bit FER is cleared to 0 it will be set to 1 again. 4. Mark state and break detection When bit TE is cleared to 0, the TXD32 pin functions as an I/O port whose input/output direction and level are determined by PDR and PCR. This fact can be used to set the TXD32 pin to the mark state, or to detect a break during transmission. To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PCR = 1 and PDR = 1. Since bit TE is cleared to 0 at this time, the TXD32 pin functions as an I/O port and 1 is output. To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0. When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD32 pin functions as an I/O port, and 0 is output from the TXD32 pin. 5. Receive error flags and transmit operation (synchronous mode only) When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started even if bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0. 6. Receive data sampling timing and receive margin in asynchronous mode In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the transfer rate. When receiving, SCI3 performs internal synchronization by sampling the falling edge of the start bit with the basic clock. Receive data is latched internally at the 8th rising edge of the basic clock. This is illustrated in figure 10.21.
Rev. 4.00, 05/03, page 359 of 562
16 clock pulses 8 clock pulses
0 7 15 0 7 15 0
Internal basic clock Receive data (RXD32) Synchronization sampling timing
Start bit
D0
D1
Data sampling timing
Figure 10.21 Receive Data Sampling Timing in Asynchronous Mode Consequently, the receive margin in asynchronous mode can be expressed as shown in equation (1). M ={(0.5 - where 1 D - 0.5 )- - (L - 0.5) F} x 100 [%] 2N N ..... Equation (1)
M: Receive margin (%) N: Ratio of bit rate to clock (N = 16) D: Clock duty (D = 0.5 to 1.0) L: Frame length (L = 9 to 12) F: Absolute value of clock frequency deviation
Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock duty) in equation (1), a receive margin of 46.875% is given by equation (2). When D = 0.5 and F = 0, M = {0.5 - 1/(2 x 16)} x 100 [%] = 46.875%
.... Equation (2)
However, this is only a computed value, and a margin of 20% to 30% should be allowed when carrying out system design.
Rev. 4.00, 05/03, page 360 of 562
7. Relation between RDR reads and bit RDRF In a receive operation, SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred. When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if bit RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is illustrated in figure 10.22.
Frame 1 Frame 2 Frame 3
Communication line
Data 1
Data 2
Data 3
RDRF
RDR
Data 1
Data 2
(A) RDR read
(B)
RDR read Data 1 is read at point (A) Data 2 is read at point (B)
Figure 10.22 Relation between RDR Read Timing and Data In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in synchronous mode, or before the STOP bit is transferred in asynchronous mode. 8. Transmit and receive operations when making a state transition Make sure that transmit and receive operations have completely finished before carrying out state transition processing.
Rev. 4.00, 05/03, page 361 of 562
9. Switching SCK32 function If pin SCK32 is used as a clock output pin by SCI3 in synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock () cycle immediately after it is switched. This can be prevented by either of the following methods according to the situation. a. When an SCK32 function is switched from clock output to non clock-output When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. In this case, bit COM in SMR should be left 1. The above prevents SCK32 from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to SCK32, the line connected to SCK32 should be pulled up to the VCC level via a resistor, or supplied with output from an external device. b. When an SCK32 function is switched from clock output to general input/output When stopping data transfer, (i) Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. (ii) Clear bit COM in SMR to 0 (iii) Clear bits CKE1 and CKE0 in SCR3 to 0 Note that special care is also needed here to avoid an intermediate level of voltage from being applied to SCK32. 10. Set up at subactive or subsleep mode At subactive or subsleep mode, SCI3 becomes possible use only at CPU clock is w/2.
Rev. 4.00, 05/03, page 362 of 562
Section 11 10-Bit PWM
11.1 Overview
The H8/38024 Group is provided with two on-chip 10-bit PWMs (pulse width modulators), designated PWM1 and PWM2, with identical functions. The PWMs can be used as D/A converters by connecting a low-pass filter. In this section the suffix m (m = 1 or 2) is used with register names, etc., as in PWDRLm, which denotes the PWDRL registers for each PWM. 11.1.1 Features
Features of the 10-bit PWMs are as follows. * Choice of four conversion periods Any of the following conversion periods can be chosen: 4,096/, with a minimum modulation width of 4/ 2,048/, with a minimum modulation width of 2/ 1,024/, with a minimum modulation width of 1/ 512/, with a minimum modulation width of 1/2 * Pulse division method for less ripple * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 363 of 562
11.1.2
Block Diagram
Figure 11.1 shows a block diagram of the 10-bit PWM.
PWDRLm
/2 /4 /8
PWM waveform generator PWCRm
PWMm Notation: PWDRLm: PWM data register L PWDRUm: PWM data register U PWCRm: PWM control register
m = 1 or 2
Figure 11.1 Block Diagram of the 10-bit PWM 11.1.3 Pin Configuration
Table 11.1 shows the output pin assigned to the 10-bit PWM. Table 11.1 Pin Configuration
Name PWM1 output pin PWM2 output pin Abbr. PWM1 PWM2 I/O Output Output Function Pulse-division PWM waveform output (PWM1) Pulse-division PWM waveform output (PWM2)
Rev. 4.00, 05/03, page 364 of 562
Internal data bus
PWDRUm
11.1.4
Register Configuration
Table 11.2 shows the register configuration of the 10-bit PWM. Table 11.2 Register Configuration
Name PWM1 control register PWM1 data register U PWM1 data register L PWM2 control register PWM2 data register U PWM2 data register L Clock stop register 2 Abbr. PWCR1 PWDRU1 PWDRL1 PWCR2 PWDRU2 PWDRL2 CKSTPR2 R/W W W W W W W R/W Initial Value H'FC H'FC H'00 H'FC H'FC H'00 H'FF Address H'FFD0 H'FFD1 H'FFD2 H'FFCD H'FFCE H'FFCF H'FFFB
Rev. 4.00, 05/03, page 365 of 562
11.2
11.2.1
Bit
Register Descriptions
PWM Control Register (PWCRm)
7 1 6 1 5 1 4 1 3 1 2 1 1 0 W 0 0 W
PWCRm1 PWCRm0 Initial value Read/Write
PWCRm is an 8-bit write-only register for input clock selection. Upon reset, PWCRm is initialized to H'FC. Bits 7 to 2: Reserved bits Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified. Bits 1 and 0: Clock select 1 and 0 (PWCRm1, PWCRm0) Bits 1 and 0 select the clock supplied to the 10-bit PWM. These bits are write-only bits; they are always read as 1.
Bit 1 Bit 0 PWCRm1 PWCRm0 Description 0 0 The input clock is (t* = 1/) The conversion period is 512/, with a minimum modulation width of 1/2 The input clock is /2 (t* = 2/) The conversion period is 1,024/, with a minimum modulation width of 1/ The input clock is /4 (t* = 4/) The conversion period is 2,048/, with a minimum modulation width of 2/ The input clock is /8 (t* = 8/) The conversion period is 4,096/, with a minimum modulation width of 4/ (initial value)
0
1
1
0
1
1
Note: * Period of PWM input clock.
Rev. 4.00, 05/03, page 366 of 562
11.2.2
PWM Data Registers U and L (PWDRUm, PWDRLm)
PWDRUm Bit Initial value Read/Write PWDRLm Bit Initial value Read/Write 7 0 W 6 0 W 5 0 W 4 0 W 3 0 W 2 0 W 1 0 W 0 0 W PWDRLm7 PWDRLm6 PWDRLm5 PWDRLm4 PWDRLm3 PWDRLm2 PWDRLm1 PWDRLm0 7 1 6 1 5 1 4 1 3 1 2 1 1 0 W 0 0 W PWDRUm1 PWDRUm0
PWDRUm and PWDRLm form a 10-bit write-only register, with the upper 2 bits assigned to PWDRUm and the lower 8 bits to PWDRLm. The value written to PWDRUm and PWDRLm gives the total high-level width of one PWM waveform cycle. When 10-bit data is written to PWDRUm and PWDRLm, the register contents are latched in the PWM waveform generator, updating the PWM waveform generation data. The 10-bit data should always be written in the following sequence: 1. Write the lower 8 bits to PWDRLm. 2. Write the upper 2 bits to PWDRUm for the same channel. PWDRUm and PWDRLm are write-only registers. If they are read, all bits are read as 1. Upon reset, PWDRUm is initialized to H'FC, and PWDRLm to H'00. 11.2.3
Bit Initial value Read/Write
Clock Stop Register 2 (CKSTPR2)
7
--
6
--
5
--
4 1 R/W
3 1 R/W
2 1 R/W
1 1 R/W
0 1 R/W
PW2CKSTP AECKSTP WDCKSTP PW1CKSTP LDCKSTP
1
--
1
--
1
--
CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the PWM is described here. For details of the other bits, see the sections on the relevant modules.
Rev. 4.00, 05/03, page 367 of 562
Bits 4 and 1: PWM module standby mode control (PWmCKSTP) Bits 4 and 1 control setting and clearing of module standby mode for the PWMm.
PWmCKSTP 0 1 Description PWMm is set to module standby mode PWMm module standby mode is cleared (initial value)
Rev. 4.00, 05/03, page 368 of 562
11.3
11.3.1
Operation
Operation
When using the 10-bit PWM, set the registers in the following sequence. 1. Set PWM1 or PWM2 in PMR9 to 1 for the PWM channel to be used, so that pin P90/PWM1 or P91/PWM2 is designated as the PWM output pin. 2. Set bits PWCRm1 and PWCRm0 in the PWM control register (PWCRm) to select a conversion period of 4,096/ (PWCRm1 = 1, PWCRm0 = 1), 2,048/ (PWCRm1 = 1, PWCRm0 = 0), 1,024/ (PWCRm1 = 0, PWCRm0 = 1), or 512/ (PWCRm1 = 0, PWCRm0 = 0). 3. Set the output waveform data in PWDRUm and PWDRLm. Be sure to write in the correct sequence, first PWDRLm then PWDRUm for the same channel. When data is written to PWDRUm, the data will be latched in the PWM waveform generator, updating the PWM waveform generation in synchronization with internal signals. One conversion period consists of 4 pulses, as shown in figure 11.2. The total of the high-level pulse widths during this period (TH) corresponds to the data in PWDRUm and PWDRLm. This relation can be represented as follows. TH = (data value in PWDRUm and PWDRLm + 4) x t/2 where t is the PWM input clock period: 1/ (PWCRm = H'0), 2/ (PWCRm = H'1), 4/ (PWCRm = H'2), or 8/ (PWCRm = H'3). Example: Settings in order to obtain a conversion period of 1,024 s: When PWCRm1 = 0 and PWCRm0 = 0, the conversion period is 512/, so must be 0.5 MHz. In this case, tfn = 256 s, with 1/2 (resolution) = 1.0 s. When PWCRm1 = 0 and PWCRm0 = 1, the conversion period is 1,024/, so must be 1 MHz. In this case, tfn = 256 s, with 1/ (resolution) = 1.0 s. When PWCRm1 = 1 and PWCRm0 = 0, the conversion period is 2,048/ , so must be 2 MHz. In this case, tfn = 256 s, with 2/ (resolution) = 1.0 s. When PWCRm1 = 1 and PWCRm0 = 1, the conversion period is 4,096/, so must be 4 MHz. In this case, tfn = 256 s, with 4/ (resolution) = 1.0 s Accordingly, for a conversion period of 1,024 s, the system clock frequency () must be 0.5 MHz, 1 MHz, 2 MHz, or 4MHz.
Rev. 4.00, 05/03, page 369 of 562
tf1
1 conversion period tf2 tf3
tf4
tH1
tH2
tH3
tH4
TH = tH1 + tH2 + tH3 + tH4 tf1 = tf2 = tf3 = tf4
Figure 11.2 PWM Output Waveform 11.3.2 PWM Operation Modes
PWM operation modes are shown in table 11.3. Table 11.3 PWM Operation Modes
Operation Mode Reset PWCRm Reset Active Sleep Watch Subactive Subsleep Standby Module Standby
Functions Functions Retained Retained Retained Retained Retained Functions Functions Retained Retained Retained Retained Retained Functions Functions Retained Retained Retained Retained Retained
PWDRUm Reset PWDRLm Reset
Rev. 4.00, 05/03, page 370 of 562
Section 12 A/D Converter
12.1 Overview
The H8/38024 Group includes on-chip a resistance-ladder-based successive-approximation analog-to-digital converter, and can convert up to 8 channels of analog input. 12.1.1 Features
The A/D converter has the following features. * 10-bit resolution * Eight input channels * Conversion time: approx. 12.4 s per channel (at 5 MHz operation) * Built-in sample-and-hold function * Interrupt requested on completion of A/D conversion * A/D conversion can be started by external trigger input * Use of module standby mode enables this module to be placed in standby mode independently when not used.
Rev. 4.00, 05/03, page 371 of 562
12.1.2
Block Diagram
Figure 12.1 shows a block diagram of the A/D converter.
AMR AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AVCC Multiplexer ADSR
Internal data bus
Comparator AVCC Reference voltage AVSS AVSS
Control logic
ADRRH ADRRL
Notation: AMR: A/D mode register ADSR: A/D start register ADRR: A/D result register IRRAD: A/D conversion end interrupt request flag
IRRAD
Figure 12.1 Block Diagram of the A/D Converter
Rev. 4.00, 05/03, page 372 of 562
12.1.3
Pin Configuration
Table 12.1 shows the A/D converter pin configuration. Table 12.1 Pin Configuration
Name Analog power supply Analog ground Analog input 0 Analog input 1 Analog input 2 Analog input 3 Analog input 4 Analog input 5 Analog input 6 Analog input 7 External trigger input Abbr. AVCC AVSS AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 ADTRG I/O Input Input Input Input Input Input Input Input Input Input Input Function Power supply and reference voltage of analog part Ground and reference voltage of analog part Analog input channel 0 Analog input channel 1 Analog input channel 2 Analog input channel 3 Analog input channel 4 Analog input channel 5 Analog input channel 6 Analog input channel 7 External trigger input for starting A/D conversion
12.1.4
Register Configuration
Table 12.2 shows the A/D converter register configuration. Table 12.2 Register Configuration
Name A/D mode register A/D start register A/D result register H A/D result register L Clock stop register 1 Abbr. AMR ADSR ADRRH ADRRL CKSTPR1 R/W R/W R/W R R R/W Initial Value H'30 H'7F Not fixed Not fixed H'FF Address H'FFC6 H'FFC7 H'FFC4 H'FFC5 H'FFFA
Rev. 4.00, 05/03, page 373 of 562
12.2
12.2.1
Bit
Register Descriptions
A/D Result Registers (ADRRH, ADRRL)
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
ADR9 ADR8 ADR7 ADR6 ADR5 ADR4 ADR3 ADR2 ADR1 ADR0 Initial value Read/Write Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Undefined fined fined fined fined fined fined fined fined fined R R R R R R R R R R ADRRH ADRRL
ADRRH and ADRRL together comprise a 16-bit read-only register for holding the results of analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the lower 2 bits in ADRRL. ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRRL values during A/D conversion are not fixed. After A/D conversion is complete, the conversion result is stored as 10-bit data, and this data is held until the next conversion operation starts. ADRRH and ADRRL are not cleared on reset. 12.2.2
Bit Initial value Read/Write
A/D Mode Register (AMR)
7 CKS 0 R/W 6 TRGE 0 R/W 1 1 5 4 3 CH3 0 R/W 2 CH2 0 R/W 1 CH1 0 R/W 0 CH0 0 R/W
AMR is an 8-bit read/write register for specifying the A/D conversion speed, external trigger option, and the analog input pins. Upon reset, AMR is initialized to H'30.
Rev. 4.00, 05/03, page 374 of 562
Bit 7: Clock select (CKS) Bit 7 sets the A/D conversion speed.
Bit 7 CKS 0 1 Conversion Time Conversion Period 62/ (initial value) 31/ = 1 MHz 62 s 31 s = 5 MHz 12.4 s --*
Note: * Operation is not guaranteed if the conversion time is less than 12.4 s. Set bit 7 for a value of at least 12.4 s.
Bit 6: External trigger select (TRGE) Bit 6 enables or disables the start of A/D conversion by external trigger input.
Bit 6 TRGE 0 1 Description Disables start of A/D conversion by external trigger (initial value)
Enables start of A/D conversion by rising or falling edge of external trigger at pin ADTRG*
Note: * The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See 1. IRQ edge select register (IEGR) in section 3.3.2 for details.
Bits 5 and 4: Reserved bits Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified. Bits 3 to 0: Channel select (CH3 to CH0) Bits 3 to 0 select the analog input channel. The channel selection should be made while bit ADSF is cleared to 0.
Rev. 4.00, 05/03, page 375 of 562
Bit 3 CH3 0 0 0 0 0 1 1 1 1 1
Bit 2 CH2 0 1 1 1 1 0 0 0 0 1
Bit 1 CH1 * 0 0 1 1 0 0 1 1 *
Bit 0 CH0 * 0 1 0 1 0 1 0 1 *
Analog Input Channel No channel selected AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 Setting prohibited *: Don't care (initial value)
12.2.3
Bit
A/D Start Register (ADSR)
7 ADSF 0 R/W 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 -- 1 -- 2 -- 1 -- 1 -- 1 -- 0 -- 1 --
Initial value Read/Write
The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion. A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the converted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to 0. Bit 7: A/D start flag (ADSF) Bit 7 controls and indicates the start and end of A/D conversion.
Bit 7 ADSF 0 1 Description Read: Indicates the completion of A/D conversion Write: Stops A/D conversion Read: Indicates A/D conversion in progress Write: Starts A/D conversion (initial value)
Rev. 4.00, 05/03, page 376 of 562
Bits 6 to 0: Reserved bits Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified. 12.2.4
Bit Initial value Read/Write
Clock Stop Register 1 (CKSTPR1)
7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the A/D converter is described here. For details of the other bits, see the sections on the relevant modules. Bit 4: A/D converter module standby mode control (ADCKSTP) Bit 4 controls setting and clearing of module standby mode for the A/D converter.
ADCKSTP 0 1 Description A/D converter is set to module standby mode A/D converter module standby mode is cleared (initial value)
Rev. 4.00, 05/03, page 377 of 562
12.3
12.3.1
Operation
A/D Conversion Operation
The A/D converter operates by successive approximations, and yields its conversion result as 10bit data. A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete. The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2) to 1. An A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (IENR2) is set to 1. If the conversion time or input channel needs to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid malfunction. 12.3.2 Start of A/D Conversion by External Trigger Input
The A/D converter can be made to start A/D conversion by input of an external trigger signal. External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and bit TRGE in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrupt edge select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, starting A/D conversion. Figure 12.2 shows the timing.
Pin (when bit IEG4 = 0) ADSF A/D conversion
Figure 12.2 External Trigger Input Timing
Rev. 4.00, 05/03, page 378 of 562
12.3.3
A/D Converter Operation Modes
A/D converter operation modes are shown in table 12.3. Table 12.3 A/D Converter Operation Modes
Operation Mode Reset AMR ADSR ADRRH ADRRL Reset Reset Active Sleep Watch Subactive Subsleep Standby Module Standby
Functions Functions Retained Retained Retained Retained Retained Functions Functions Retained Retained Retained Retained Retained
Retained* Functions Functions Retained Retained Retained Retained Retained Retained* Functions Functions Retained Retained Retained Retained Retained
Note: * Undefined in a power-on reset.
12.4
Interrupts
When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2 (IRR2) is set to 1. A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 2 (IENR2). For further details see section 3.3, Interrupts.
12.5
Typical Use
An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 12.3 shows the operation timing. 1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN1 the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1. 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state. 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested. 4. The A/D interrupt handling routine starts. 5. The A/D conversion result is read and processed. 6. The A/D interrupt handling routine ends. If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place.
Rev. 4.00, 05/03, page 379 of 562
Rev. 4.00, 05/03, page 380 of 562
Set* Set* Set* Idle A/D conversion (1) Idle A/D conversion (2) Idle Read conversion result A/D conversion result (1) Read conversion result A/D conversion result (2)
Interrupt (IRRAD)
IENAD
ADSF
A/D conversion starts
Channel 1 (AN1) operation state
ADRRH ADRRL
Figures 12.4 and 12.5 show flow charts of procedures for using the A/D converter.
Figure 12.3 Typical A/D Converter Operation Timing
Note: * ( ) indicates instruction execution by software.
Start
Set A/D conversion speed and input channel
Disable A/D conversion end interrupt
Start A/D conversion
Read ADSR
No ADSF = 0? Yes Read ADRRH/ADRRL data
Yes
Perform A/D conversion? No End
Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by Software)
Rev. 4.00, 05/03, page 381 of 562
Start
Set A/D conversion speed and input channel
Enable A/D conversion end interrupt
Start A/D conversion
A/D conversion end interrupt? No
Yes
Clear bit IRRAD to 0 in IRR2
Read ADRRH/ADRRL data
Yes
Perform A/D conversion? No End
Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts Used)
12.6
12.6.1
Application Notes
Application Notes
* Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0. * Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy. * When A/D conversion is started after clearing module standby mode, wait for 10 clock cycles before starting. * In active mode or sleep mode, analog power supply current (AISTOP1) flows into the ladder resistance even when the A/D converter is not operating. Therefore, if the A/D converter is not used, it is recommended that AVCC be connected to the system power supply and the
Rev. 4.00, 05/03, page 382 of 562
ADCKSTP (A/D converter module standby mode control) bit be cleared to 0 in clock stop register 1 (CKSTPR1). 12.6.2 Permissible Signal Source Impedance
This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is 10 k or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k, charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/s or greater) (see figure 12.6). When converting a high-speed analog signal, a lowimpedance buffer should be inserted. 12.6.3 Influences on Absolute Precision
Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND. Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.
This LSI Sensor output impedance Up to 10 k Sensor input Low-pass filter C to 0.1 F Cin = 15 pF
A/D converter equivalent circuit 10 k
20 pF
Figure 12.6 Analog Input Circuit Example
Rev. 4.00, 05/03, page 383 of 562
Rev. 4.00, 05/03, page 384 of 562
Section 13 LCD Controller/Driver
13.1 Overview
The H8/38024 Group has an on-chip segment type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel. 13.1.1 Features
Features of the LCD controller/driver are given below. * Display capacity
Duty Cycle Static 1/2 1/3 1/4 Internal Driver 32 seg 32 seg 32 seg 32 seg
* LCD RAM capacity 8 bits x 16 bytes (128 bits) * Word access to LCD RAM * All four segment output pins can be used individually as port pins. * Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection). * Display possible in operating modes other than standby mode * Choice of 11 frame frequencies * Built-in power supply split-resistance, supplying LCD drive power * Use of module standby mode enables this module to be placed in standby mode independently when not used. * A or B waveform selectable by software
Rev. 4.00, 05/03, page 385 of 562
13.1.2
Block Diagram
Figure 13.1 shows a block diagram of the LCD controller/driver.
LCD drive power supply
VCC V1 V2 V3 VSS COM1 COM4
/2 to /256
W
Common data latch
Common driver
Internal data bus
LPCR LCR LCR2 Display timing generator 32-bit shift register Segment driver
SEG32
LCD RAM (16 bytes) SEG1 SEGn
Notation: LPCR: LCD port control register LCR: LCD control register LCR2: LCD control register 2
Figure 13.1 Block Diagram of LCD Controller/Driver
Rev. 4.00, 05/03, page 386 of 562
13.1.3
Pin Configuration
Table 13.1 shows the LCD controller/driver pin configuration. Table 13.1 Pin Configuration
Name Segment output pins Abbr. SEG32 to SEG1 I/O Output Function LCD segment drive pins All pins are multiplexed as port pins (setting programmable) LCD common drive pins Pins can be used in parallel with static or 1/2 duty Used when a bypass capacitor is connected externally, and when an external power supply circuit is used
Common output pins
COM4 to COM1
Output
LCD power supply pins
V1, V2, V3
--
13.1.4
Register Configuration
Table 13.2 shows the register configuration of the LCD controller/driver. Table 13.2 LCD Controller/Driver Registers
Name LCD port control register LCD control register LCD control register 2 LCD RAM Clock stop register 2 Abbr. LPCR LCR LCR2 -- CKSTPR2 R/W R/W R/W R/W R/W R/W Initial Value -- H'80 -- Undefined H'FF Address H'FFC0 H'FFC1 H'FFC2 H'F740 to H'F74F H'FFFB
Rev. 4.00, 05/03, page 387 of 562
13.2
13.2.1
Bit
Register Descriptions
LCD Port Control Register (LPCR)
7 DTS1 0 R/W 6 DTS0 0 R/W 5 CMX 0 R/W W 4 3 SGS3 0 R/W 2 SGS2 0 R/W 1 SGS1 0 R/W 0 SGS0 0 R/W
Initial value Read/Write
LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin functions. Bits 7 to 5: Duty cycle select 1 and 0 (DTS1, DTS0), common function select (CMX) The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting.
Bit 7 DTS1 0 Bit 6 DTS0 0 Bit 5 CMX 0 1 0 1 0 1 1/2 duty Duty Cycle Static Common Drivers Notes
COM1 (initial value) Do not use COM4, COM3, and COM2. COM4 to COM1 COM2 and COM1 COM4 to COM1 COM4, COM3, and COM2 output the same waveform as COM1. Do not use COM4 and COM3. COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1. Do not use COM4. Do not use COM4. --
1 1
0 1
0 1 0 1
1/3 duty 1/4 duty
COM3 to COM1 COM4 to COM1 COM4 to COM1
Bit 4: Reserved bit Bit 4 is reserved. It can only be written with 0. Bits 3 to 0: Segment driver select 3 to 0 (SGS3 to SGS0) Bits 3 to 0 select the segment drivers to be used.
Rev. 4.00, 05/03, page 388 of 562
Function of Pins SEG32 to SEG1 Bit 3 Bit 2 Bit 1 Bit 0 SEG32 to SEG28 to SEG24 to SEG20 to SEG16 to SEG12 to SEG8 to SEG4 to SEG25 Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port SEG21 Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port SEG17 Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port SEG13 Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port SEG9 Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port SEG5 Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port SEG1 Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port Notes (Initial value)
SGS3 SGS2 SGS1 SGS0 SEG29 0 0 0 0 1 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 1 1 0 1 Port Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG
Rev. 4.00, 05/03, page 389 of 562
13.2.2
Bit
LCD Control Register (LCR)
7 1 6 PSW 0 R/W 5 ACT 0 R/W 4 DISP 0 R/W 3 CKS3 0 R/W 2 CKS2 0 R/W 1 CKS1 0 R/W 0 CKS0 0 R/W
Initial value Read/Write
LCR is an 8-bit read/write register which performs LCD drive power supply on/off control and display data control, and selects the frame frequency. LCR is initialized to H'80 upon reset. Bit 7: Reserved bit Bit 7 is reserved; it is always read as 1 and cannot be modified. Bit 6: LCD drive power supply on/off control (PSW) Bit 6 can be used to turn the LCD drive power supply off when LCD display is not required in a power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0, or in standby mode, the LCD drive power supply is turned off regardless of the setting of this bit.
Bit 6 PSW 0 1 Description LCD drive power supply off LCD drive power supply on (initial value)
Bit 5: Display function activate (ACT) Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained.
Bit 5 ACT 0 1 Description LCD controller/driver operation halted LCD controller/driver operates (initial value)
Rev. 4.00, 05/03, page 390 of 562
Bit 4: Display data control (DISP) Bit 4 specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents.
Bit 4 DISP 0 1 Description Blank data is displayed LCD RAM data is display (initial value)
Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0) Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, watch mode, and subsleep mode, the system clock () is halted, and therefore display operations are not performed if one of the clocks from /2 to /256 is selected. If LCD display is required in these modes, w, w/2, or w/4 must be selected as the operating clock.
Bit 3 CKS3 0 0 0 1 1 1 1 1 1 1 1 Bit 2 CKS2 * * * 0 0 0 0 1 1 1 1 Bit 1 CKS1 0 0 1 0 0 1 1 0 0 1 1 Bit 0 CKS0 0 1 * 0 1 0 1 0 1 0 1 Frame Frequency* Operating Clock w w/2 w/4 /2 /4 /8 /16 /32 /64 /128 /256 = 2 MHz
3 2 1
= 250 kHz*
128 Hz* (initial value) 3 64 Hz* 32 Hz* -- 977 Hz 488 Hz 244 Hz 122 Hz 61 Hz 30.5 Hz --
3
244 Hz 122 Hz 61 Hz 30.5 Hz -- -- -- --
*: Don't care Notes: *1 This is the frame frequency in active (medium-speed, osc/16) mode when = 2 MHz. *2 When 1/3 duty is selected, the frame frequency is 4/3 times the value shown. *3 This is the frame frequency when w = 32.768 kHz.
Rev. 4.00, 05/03, page 391 of 562
13.2.3
Bit
LCD Control Register 2 (LCR2)
7 LCDAB 0 R/W 6 1 5 1 W W W W W 4 3 2 1 0
Initial value Read/Write
LCR2 is an 8-bit read/write register which controls switching between the A waveform and B waveform. Bit 7: A waveform/B waveform switching control (LCDAB) Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform.
Bit 7 LCDAB 0 1 Description Drive using A waveform Drive using B waveform (initial value)
Bits 6 and 5: Reserved bits Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified. Bits 4 to 0: Reserved bits Bits 4 to 0 are reserved; they can only be written with 0.
Rev. 4.00, 05/03, page 392 of 562
13.2.4
Bit
Clock Stop Register 2 (CKSTPR2)
7 1 6 1 5 1 4 1 R/W 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W
PW2CKSTP AECKSTP WDCKSTP PW1CKSTP LDCKSTP Initial value Read/Write
CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the LCD controller/driver is described here. For details of the other bits, see the sections on the relevant modules. Bit 0: LCD controller/driver module standby mode control (LDCKSTP) Bit 0 controls setting and clearing of module standby mode for the LCD controller/driver.
Bit 0 LDCKSTP 0 1 Description LCD controller/driver is set to module standby mode LCD controller/driver module standby mode is cleared (initial value)
Rev. 4.00, 05/03, page 393 of 562
13.3
13.3.1
Operation
Settings up to LCD Display
To perform LCD display, the hardware and software related items described below must first be determined. 1. Hardware settings a. Using 1/2 duty When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 13.2.
VCC V1 V2 V3 VSS
Figure 13.2 Handling of LCD Drive Power Supply when Using 1/2 Duty b. Large-panel display As the impedance of the built-in power supply split-resistance is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, refer to section 13.3.4, Boosting the LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is output from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and COM3.
Rev. 4.00, 05/03, page 394 of 562
2. Software settings a. Duty selection Any of four duty cycles--static, 1/2 duty, 1/3 duty, or 1/4 duty--can be selected with bits DTS1 and DTS0. b. Segment selection The segment drivers to be used can be selected with bits SGS3 to SGS0. c. Frame frequency selection The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 13.3.3, Operation in Power-Down Modes. d. A or B waveform selection Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.
Rev. 4.00, 05/03, page 395 of 562
13.3.2
Relationship between LCD RAM and Display
The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 13.3 to 13.6. After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.
Bit 7 H'F740 SEG2 Bit 6 SEG2 Bit 5 SEG2 Bit 4 SEG2 Bit 3 SEG1 Bit 2 SEG1 Bit 1 SEG1 Bit 0 SEG1
H'F74F
SEG32 COM4
SEG32 COM3
SEG32 COM2
SEG32 COM1
SEG31 COM4
SEG31 COM3
SEG31 COM2
SEG31 COM1
Figure 13.3 LCD RAM Map (1/4 Duty)
Rev. 4.00, 05/03, page 396 of 562
Bit 7 H'F740
Bit 6 SEG2
Bit 5 SEG2
Bit 4 SEG2
Bit 3
Bit 2 SEG1
Bit 1 SEG1
Bit 0 SEG1
H'F74F
SEG32 COM3
SEG32 COM2
SEG32 COM1
SEG31 COM3
SEG31 COM2
SEG31 COM1
Space not used for display
Figure 13.4 LCD RAM Map (1/3 Duty)
Rev. 4.00, 05/03, page 397 of 562
Bit 7 H'F740 SEG4
Bit 6 SEG4
Bit 5 SEG3
Bit 4 SEG3
Bit 3 SEG2
Bit 2 SEG2
Bit 1 SEG1
Bit 0 SEG1
Display space
SEG32 H'F747
SEG32
SEG31
SEG31
SEG30
SEG30
SEG29
SEG29
Space not used for display
H'F74F COM2 COM1 COM2 COM1 COM2 COM1 COM2 COM1
Figure 13.5 LCD RAM Map (1/2 Duty)
Bit 7 H'F740 SEG8 Bit 6 SEG7 Bit 5 SEG6 Bit 4 SEG5 Bit 3 SEG4 Bit 2 SEG3 Bit 1 SEG2 Bit 0 SEG1 Display space SEG32 H'F743 SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25
Space not used for display
H'F74F COM1 COM1 COM1 COM1 COM1 COM1 COM1 COM1
Figure 13.6 LCD RAM Map (Static Mode)
Rev. 4.00, 05/03, page 398 of 562
1 frame M M
1 frame
Data COM1 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS (a) Waveform with 1/4 duty 1 frame M
Data COM1 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS
COM2
COM2
COM3
COM3
COM4
SEGn
SEGn
V1 V2 V3 VSS (b) Waveform with 1/3 duty 1 frame
M
Data COM1 COM2 V1 V2, V3 VSS V1 V2, V3 VSS V1 V2, V3 VSS (c) Waveform with 1/2 duty
Data V1 COM1 VSS SEGn V1 VSS
SEGn
(d) Waveform with static output
M: LCD alternation signal
Figure 13.7 Output Waveforms for Each Duty Cycle (A Waveform)
Rev. 4.00, 05/03, page 399 of 562
1 frame
1 frame
1 frame
1 frame
1 frame
1 frame
1 frame
1 frame
M Data COM1 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS (a) Waveform with 1/4 duty
M Data
COM1
COM2
COM2
COM3
COM3
COM4
V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS
SEGn
SEGn
V1 V2 V3 VSS (b) Waveform with 1/3 duty
1 frame
1 frame
1 frame
1 frame
1 frame
1 frame
1 frame
1 frame
M Data V1 V2, V3 VSS V1 V2, V3 VSS V1 V2, V3 VSS (c) Waveform with 1/2 duty
M
Data V1 COM1 VSS SEGn V1 VSS
COM1 COM2
SEGn
(d) Waveform with static output
M: LCD alternation signal
Figure 13.8 Output Waveforms for Each Duty Cycle (B Waveform)
Rev. 4.00, 05/03, page 400 of 562
Table 13.3 Output Levels
Data M Static 1/2 duty 1/3 duty 1/4 duty Common output Segment output Common output Segment output Common output Segment output Common output Segment output 0 0 V1 V1 V2, V3 V1 V3 V2 V3 V2 0 1 VSS VSS V2, V3 VSS V2 V3 V2 V3 1 0 V1 VSS V1 VSS V1 VSS V1 VSS 1 1 VSS V1 VSS V1 VSS V1 VSS V1 M: LCD alternation signal
13.3.3
Operation in Power-Down Modes
In the H8/38024 Group, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 13.4. In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless w, w/2, or w/4 has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that w, w/2, or w/4 is selected. In active (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must be modified to ensure that the frame frequency does not change. Table 13.4 Power-Down Modes and Display Operation
Mode
Clock w Display ACT = 0 operation ACT = 1
Reset Active
Runs Runs Stops Stops Runs Runs Stops
Sleep
Runs Runs Stops
Watch
Stops Runs Stops *3
Subactive
Stops Runs Stops Functions *3
Subsleep
Stops Runs Stops Functions *3
Module Standby Standby
Stops Stops*1 Stops Stops *2 *2 Stops*4 Stops*4 Stops Stops
Functions Functions Functions
Notes: *1 The subclock oscillator does not stop, but clock supply is halted. *2 The LCD drive power supply is turned off regardless of the setting of the PSW bit. *3 Display operation is performed only if w, w/2, or w/4 is selected as the operating clock. *4 The clock supplied to the LCD stops.
Rev. 4.00, 05/03, page 401 of 562
13.3.4
Boosting the LCD Drive Power Supply
When a large panel is driven, the on-chip power supply capacity may be insufficient. If the power supply capacity is insufficient when VCC is used as the power supply, the power supply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3 F to pins V1 to V3, as shown in figure 13.9, or by adding a split-resistance externally.
VCC V1
R
R H8/38024 Group V2 R
R = several k to several M
C = 0.1 to 0.3 F V3 R VSS
Figure 13.9 Connection of External Split-Resistance
Rev. 4.00, 05/03, page 402 of 562
Section 14 Electrical Characteristics
14.1 H8/38024 ZTAT Version and Mask ROM Version Absolute Maximum Ratings
Table 14.1 lists the absolute maximum ratings. Table 14.1 Absolute Maximum Ratings
Item Power supply voltage Analog power supply voltage Programming voltage Input voltage Ports other than Port B and IRQAEC Port B IRQAEC Port 9 pin voltage Operating temperature Symbol VCC AVCC VPP Vin AVin HVin VP9 Topr Value -0.3 to +7.0 -0.3 to +7.0 -0.3 to +13.0 -0.3 to VCC +0.3 -0.3 to AVCC +0.3 -0.3 to +7.3 -0.3 to +7.3 -20 to +75 (regular specifications) -40 to +85 (wide-range specifications) Storage temperature Tstg -55 to +125 Unit V V V V V V V C Note *1
C
C
Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
Rev. 4.00, 05/03, page 403 of 562
14.2
H8/38024 ZTAT Version and Mask ROM Version Electrical Characteristics
Power Supply Voltage and Operating Range
14.2.1
The power supply voltage and operating range are indicated by the shaded region in the figures. 1. Power supply voltage and oscillator frequency range
16.0
38.4
fosc (MHz)
fW (kHz)
1.8 2.7 4.5 5.5 VCC (V)
32.768
10.0
4.0 2.0 1.8 * All operating Note 2: When an oscillator is used for the subclock, hold VCC at 2.2 V to 5.5 V from power-on until the oscillation settling time has elapsed. 3.0 4.5 5.5 VCC (V)
* Active (high-speed) mode * Sleep (high-speed) mode Note 1: The fosc values are those when an oscillator is used; when an external clock is used the minimum value of fosc is 1 MHz.
Rev. 4.00, 05/03, page 404 of 562
2. Power supply voltage and operating frequency range
8.0 19.2
(MHz)
5.0
16.384
2.0 1.0 (0.5)
9.6
(kHz)
SUB
1.8
2.7
4.5 5.5 VCC (V)
8.192
* Active (high-speed) mode * Sleep (high-speed) mode (except CPU)
4.8 4.096
Note 1: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency ( ) is 1 MHz.
1.8
3.6
5.5 VCC (V)
1000
* Subactive mode * Subsleep mode (except CPU) * Watch mode (except CPU)
(kHz)
625
250 15.625 (7.8125) 1.8 2.7 4.5 5.5 VCC (V)
* Active (medium-speed) mode * Sleep (medium-speed) mode (except A/D converter)
Note 2: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency ( ) is 15.625 kHz.
3. Analog power supply voltage and A/D converter operating range
5.0 1000
(MHz)
(kHz)
1.8 2.7 4.5 5.5 AVCC (V)
1.0 (0.5)
625 500
1.8
2.7
4.5 5.5 AVCC (V)
* Active (high-speed) mode * Sleep (high-speed) mode Note 3: When AVCC = 1.8 V to 2.7 V, the operating range is limited to and is = 0.5 MHz to 1.0 MHz when using an external clock.
* Active (medium-speed) mode * Sleep (medium-speed) mode = 1.0 MHz when using an oscillator,
Rev. 4.00, 05/03, page 405 of 562
14.2.2
DC Characteristics
Table 14.2 lists the DC characteristics of the H8/38024. Table 14.2 DC Characteristics VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise indicated.
Values Item Input high voltage Symbol Applicable Pins Min VIH RES, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32 RXD32, UD 0.8 VCC 0.9 VCC Typ -- -- Max VCC + 0.3 VCC + 0.3 Unit Test Condition V VCC = 4.0 V to 5.5 V Except the above Notes
0.7 VCC 0.8 VCC
-- -- -- -- -- -- --
VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3
V
VCC = 4.0 V to 5.5 V Except the above
OSC1
0.8 VCC 0.9 VCC
V
VCC = 4.0 V to 5.5 V Except the above
X1 P13, P14, P16, P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 PB0 to PB7
0.9 VCC 0.7 VCC 0.8 VCC
V V
VCC = 1.8 V to 5.5 V VCC = 4.0 V to 5.5 V Except the above
0.7 VCC 0.8 VCC
-- -- -- --
AVCC + 0.3 AVCC + 0.3 7.3 7.3 V
VCC = 4.0 V to 5.5 V Except the above VCC = 4.0 V to 5.5 V Except the above
IRQAEC
0.8 VCC 0.9 VCC
Rev. 4.00, 05/03, page 406 of 562
Values Item Input low voltage Symbol Applicable Pins Min VIL RES, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32 RXD32, UD -0.3 -0.3 Typ -- -- Max 0.2 VCC 0.1 VCC Unit Test Condition V VCC = 4.0 V to 5.5 V Except the above Notes
-0.3 -0.3
-- -- -- -- -- -- --
0.3 VCC 0.2 VCC 0.2 VCC 0.1 VCC 0.1 VCC 0.3 VCC 0.2 VCC
V
VCC = 4.0 V to 5.5 V Except the above
OSC1
-0.3 -0.3
V
VCC = 4.0 V to 5.5 V Except the above
X1 P13, P14, P16, P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3, PB0 to PB7 Output high VOH voltage P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3
-0.3 -0.3 -0.3
V V
VCC = 1.8 V to 5.5 V VCC = 4.0 V to 5.5 V Except the above
VCC - 1.0 -- VCC - 0.5 -- VCC - 0.3 --
-- -- --
V
VCC = 4.0 V to 5.5 V -IOH = 1.0 mA VCC = 4.0 V to 5.5 V -IOH = 0.5 mA -IOH = 0.1 mA
Rev. 4.00, 05/03, page 407 of 562
Values Item Output low voltage Symbol Applicable Pins Min VOL P13, P14, P16, P17, P40 to P42 P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 P30 to P37 -- -- -- Typ -- -- -- Max 0.6 0.5 0.5 Unit Test Condition V VCC = 4.0 V to 5.5 V IOL = 1.6 mA IOL = 0.4 mA IOL = 0.4 mA Notes
-- -- --
-- -- -- --
1.5 0.6 0.5 0.5
VCC = 4.0 V to 5.5 V IOL = 10 mA VCC = 4.0 V to 5.5 V IOL = 1.6 mA IOL = 0.4 mA VCC = 2.2 to 5.5 V IOL = 25 mA IOL = 15 mA *5
P90 to P92
--
-- P93 to P95 Input/output | IIL | leakage current RES, P43 -- -- -- OSC1, X1, P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, P90 to P95, PA0 to PA3 PB0 to PB7 --
-- -- -- -- --
0.5 0.5 20.0 1.0 1.0 A A
IOL = 10 mA IOL = 10 mA VIN = 0.5 V to VCC - 0.5 V VIN = 0.5 V to VCC - 0.5 V
*6
*2 *1
--
--
1.0
VIN = 0.5 V to AVCC - 0.5 V
Rev. 4.00, 05/03, page 408 of 562
Values Item Pull-up MOS current Symbol Applicable Pins Min -Ip P13, P14, P16, P17, P30 to P37, P50 to P57, P60 to P67 All input pins except power supply, RES, P43, PB0 to PB7 IRQAEC RES 50.0 Typ -- Max 300.0 Unit Test Condition A VCC = 5 V, VIN = 0 V VCC = 2.7 V, VIN = 0 V pF f = 1 MHz, VIN =0 V, Ta = 25C Reference value Notes
-- --
35.0 --
-- 15.0
Input CIN capacitance
-- -- --
-- -- -- -- -- -- 7.0
30.0 80.0 15.0 50.0 15.0 15.0 10.0 mA Active (high-speed) *3 *4 mode VCC = 5 V, fOSC = 10 MHz Active (mediumspeed) mode VCC = 5 V, fOSC = 10 MHz osc/128 VCC=5 V, fOSC=10 MHz VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/2) VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/8) VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/2) *3 *4 *2 *1 *2 *1
P43
-- --
PB0 to PB7 Active mode current dissipation IOPE1 VCC
-- --
IOPE2
VCC
--
2.2
3.0
mA
Sleep mode ISLEEP current dissipation Subactive mode current dissipation ISUB
VCC
--
3.8
5.0
mA
*3 *4 *3 *4
VCC
--
15.0
30.0
A
--
8.0
--
A
*3 *4 Reference value *3 *4
Subsleep mode current dissipation
ISUBSP
VCC
--
7.5
16.0
A
Rev. 4.00, 05/03, page 409 of 562
Values Item Watch mode current dissipation Symbol Applicable Pins Min IWATCH VCC -- Typ 3.8 Max 6.0 Unit Test Condition A VCC = 2.7 V, 32 kHz crystal oscillator LCD not used Notes *2 *3 *4 *1 *3 *4 A 32 kHz crystal oscillator not used *3 *4
2.8
6.0
Standby mode current dissipation RAM data retaining voltage Allowable output low current (per pin)
ISTBY
VCC
--
1.0
5.0
VRAM
VCC
1.5
--
--
V
IOL
Output pins except port 3 and 9 Port 3 Output pins except port 9 P90 to P92
--
--
2.0
mA
VCC = 4.0 V to 5.5 V
-- -- -- -- --
-- -- -- -- -- -- --
10.0 0.5 25.0 15.0 10.0 10.0 40.0 mA
VCC = 4.0 V to 5.5 V
VCC = 2.2 V to 5.5 V *5
P93 to P95 Allowable output low current (total) IOL Output pins except ports 3 and 9 Port 3 Output pins except port 9 Port 9 Allowable -IOH output high current (per pin) Allowable - IOH output high current (total) All output pins
-- --
VCC = 4.0 V to 5.5 V
-- -- -- -- --
-- -- -- -- --
80.0 20.0 80.0 2.0 0.2 mA
VCC = 4.0 V to 5.5 V
VCC = 4.0 V to 5.5 V Except the above
All output pins
-- --
-- --
15.0 10.0
mA
VCC = 4.0 V to 5.5 V Except the above
Rev. 4.00, 05/03, page 410 of 562
Notes: Connect the TEST pin to VSS. *1 Applies to the Mask ROM products. *2 Applies to the HD64738024. *3 Pin states during current measurement.
Mode Active (high-speed) mode (IOPE1) Active (mediumspeed) mode (IOPE2) Sleep mode Subactive mode Subsleep mode Watch mode Standby mode VCC VCC VCC VCC VCC Only timers operate Operates Only timers operate, CPU stops Only time base operates, CPU stops CPU and timers both stop VCC VCC VCC VCC VCC Halted Halted Halted Halted Halted System clock oscillator: crystal Subclock oscillator: crystal RES Pin VCC Internal State Operates Other Pins VCC LCD Power Supply Halted Oscillator Pins System clock oscillator: crystal Subclock oscillator: Pin X1 = GND
System clock oscillator: crystal Subclock oscillator: Pin X1 = GND
*4 Excludes current in pull-up MOS transistors and output buffers. *5 When the PIOFF bit in the port mode register 9 is 0. *6 When the PIOFF bit in the port mode register 9 is 1.
Rev. 4.00, 05/03, page 411 of 562
14.2.3
AC Characteristics
Table 14.3 lists the control signal timing, and tables 14.4 lists the serial interface timing of the H8/38024. Table 14.3 Control Signal Timing VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise indicated.
Applicable Symbol Pins fOSC OSC1, OSC2 Values Min 2.0 2.0 2.0 OSC clock (OSC) cycle time tOSC OSC1, OSC2 62.5 100 250 System clock () cycle time tcyc 2 -- X1, X2 X1, X2 -- -- 2 2 trc OSC1, OSC2 -- -- X1, X2 -- -- Typ -- -- -- -- -- -- -- -- Max 16.0 10.0 4.0 500 ns (1000) 500 (1000) 500 (1000) 128 128 tOSC s kHz s tW tcyc tsubcyc s ms s Figure 14.8 Figure 14.8 VCC = 2.2 V to 5.5 V Except the above VCC = 2.7 V to 5.5 V *3 VCC = 2.2 V to 5.5 V Figure 14.1 *1 Unit MHz Test Condition VCC = 4.5 V to 5.5 V VCC = 2.7 V to 5.5 V Except the above VCC = 4.5 V to 5.5 V Figure 14.1 *2 VCC = 2.7 V to 5.5 V Except the above Reference Figure
Item System clock oscillation frequency
Subclock oscillation fW frequency Watch clock (W) cycle time Subclock (SUB) cycle time Instruction cycle time Oscillation stabilization time tW tsubcyc
32.768 -- or 38.4 30.5 or -- 26.0 -- -- 20 -- -- -- 8 -- 45 50 2.0 10.0
Rev. 4.00, 05/03, page 412 of 562
Item External clock high width
Applicable Symbol Pins tCPH OSC1
Values Min 25 40 100 Typ -- -- -- 15.26 or 13.02 -- -- -- 15.26 or 13.02 -- -- -- -- -- -- -- -- -- -- Max -- -- -- -- s Unit ns Test Condition
Reference Figure
VCC = 4.5 V to 5.5 V Figure 14.1 VCC = 2.7 V to 5.5 V Except the above
X1
--
External clock low width
tCPL
OSC1
25 40 100
-- -- -- --
ns
VCC = 4.5 V to 5.5 V Figure 14.1 VCC = 2.7 V to 5.5 V Except the above
X1
--
s
External clock rise time
tCPr
OSC1
-- -- --
6 10 25 55.0 6 10 25 55.0 -- --
ns
VCC = 4.5 V to 5.5 V Figure 14.1 VCC = 2.7 V to 5.5 V Except the above
X1 External clock fall time tCPf OSC1
-- -- -- --
ns ns VCC = 4.5 V to 5.5 V Figure 14.1 VCC = 2.7 V to 5.5 V Except the above ns tcyc tcyc tsubcyc Figure 14.2 Figure 14.3
X1 Pin RES low width tREL RES
-- 10
Input pin high width tIH
2 IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG AEVL, AEVH 0.5
-- --
-- --
tosc tcyc tsubcyc Figure 14.3
Input pin low width
tIL
2 IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG AEVL, AEVH 0.5 4
-- --
-- --
tosc tcyc tsubcyc Figure 14.6
UD pin minimum transition width
tUDH tUDL
UD
Rev. 4.00, 05/03, page 413 of 562
Notes: *1 Selected with SA1 and SA0 of system control register 2 (SYSCR2). *2 The figure in parentheses applies when an external clock is used. *3 After powering on, hold VCC at 2.2 V to 5.5 V until the chip's oscillation settling time has elapsed.
Table 14.4 Serial Interface (SCI3) Timing VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise indicated.
Values Item Input clock cycle Asynchronous Synchronous tSCKW tTXD Symbol tscyc Min 4 6 0.4 -- -- tRXS 200.0 400.0 tRXH 200.0 400.0 Typ -- -- -- -- -- -- -- -- -- Max -- -- 0.6 1 1 -- -- -- -- ns Unit tcyc or tsubcyc tscyc tcyc or tsubcyc ns VCC = 4.0 V to 5.5 V Except the above VCC = 4.0 V to 5.5 V Except the above VCC = 4.0 V to 5.5 V Except the above Figure 14.5 Figure 14.5 Figure 14.5 Figure 14.5 Figure 14.4 Figure 14.5 Test Conditions Reference Figure Figure 14.4
Input clock pulse width Transmit data delay time (synchronous) Receive data setup time (synchronous) Receive data hold time (synchronous)
Rev. 4.00, 05/03, page 414 of 562
14.2.4
A/D Converter Characteristics
Table 14.5 shows the A/D converter characteristics of the H8/38024. Table 14.5 A/D Converter Characteristics VCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) unless otherwise indicated.
Applicable Symbol Pins AVCC AN0 to AN7 AVCC AVCC Values Min 1.8 - 0.3 -- -- Typ -- -- -- 600 Max 5.5 AVCC + 0.3 1.5 -- Unit V V mA A AVCC = 5.0 V *2 Reference value AISTOP2 Analog input capacitance Allowable signal source impedance Resolution (data length) Nonlinearity error CAIN RAIN AVCC AN0 to AN7 -- -- -- -- -- -- 5 15.0 10.0 A pF k *3 Test Condition Reference Figure *1
Item
Analog power AVCC supply voltage Analog input voltage AVIN
Analog power AIOPE supply current AISTOP1
-- -- -- --
-- -- -- -- --
10 2.5 5.5 7.5 0.5
bit LSB AVCC = 2.7 V to 5.5 V VCC = 2.7 V to 5.5 V AVCC = 2.0 V to 5.5 V VCC = 2.0 V to 5.5 V Except the above LSB *4
Quantization error
--
Rev. 4.00, 05/03, page 415 of 562
Item Absolute accuracy
Applicable Symbol Pins
Values Min -- -- -- Typ -- -- -- -- -- Max 3.0 6.0 8.0 124 124 s Unit LSB Test Condition AVCC = 2.7 V to 5.5 V VCC = 2.7 V to 5.5 V AVCC = 2.0 V to 5.5 V VCC = 2.0 V to 5.5 V Except the above AVCC = 2.7 V to 5.5 V VCC = 2.7 V to 5.5 V Except the above
Reference Figure
*4
Conversion time
12.4 62
Notes: *1 Set AVCC = VCC when the A/D converter is not used. *2 AISTOP1 is the current in active and sleep modes while the A/D converter is idle. *3 AISTOP2 is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle. *4 Conversion time 62 s
14.2.5
LCD Characteristics
Table 14.6 shows the LCD characteristics. Table 14.6 LCD Characteristics VCC = 1.8 V to 5.5 V, AVCC = 1.8 V to 5.5 V, VSS = AVSS = 0.0 V, Ta = -20C to +75C (regular specifications), Ta = -40C to +85C (wide-range specifications), Ta = +75C (Die) (including subactive mode) unless otherwise specified.
Applicable Test Symbol Pins Conditions VDS VDC SEG1 to SEG32 COM1 to COM4 Reference Typ Max Unit Figure -- -- 3.0 -- 0.6 0.3 9.0 5.5 V V M V
*2 *1 *1
Values
Item Segment driver drop voltage Common driver drop voltage
Min
-- ID = 2 A V1 = 2.7 V to 5.5 V -- ID = 2 A V1 = 2.7 V to 5.5 V Between V1 and VSS 0.5 2.2
LCD power supply RLCD split-resistance Liquid crystal display voltage VLCD V1
Notes: *1 The voltage drop from power supply pins V1, V2, V3, and VSS to each segment pin or common pin. *2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: VCC V1 V2 V3 VSS.
Rev. 4.00, 05/03, page 416 of 562
14.3
H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute Maximum Ratings
Table 14.7 lists the absolute maximum ratings. Table 14.7 Absolute Maximum Ratings
Item Power supply voltage Analog power supply voltage Input voltage Ports other than Port B and IRQAEC Port B IRQAEC Port 9 pin voltage Operating temperature Symbol VCC AVCC Vin AVin HVin VP9 Topr Value -0.3 to +4.3 -0.3 to +4.3 -0.3 to VCC +0.3 -0.3 to AVCC +0.3 -0.3 to +7.3 -0.3 to +7.3 2 -20 to +75* (regular specifications) 2 -40 to +85* (wide-range specifications) +75 (products 3 shipped as chips)* Storage temperature Tstg -55 to +125 C Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability. *2 The operating temperature ranges for flash memory programming/erasing are Ta = -20C to +75C. *3 Power may be applied when the temperature is between -20 and +75C. Unit V V V V V V C Note *1
C
Rev. 4.00, 05/03, page 417 of 562
14.4
H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics
Power Supply Voltage and Operating Range
14.4.1
The power supply voltage and operating range are indicated by the shaded region in the figures. 1. Power supply voltage and oscillator frequency range
38.4
fW (kHz)
2.7 3.6 VCC (V)
32.768
fosc (MHz)
10.0
2.0 2.7 * All operating 3.6 VCC (V)
* Active (high-speed) mode * Sleep (high-speed) mode Note 1: The fosc values are those when an oscillator is used; when an external clock is used the minimum value of fosc is 1 MHz.
Rev. 4.00, 05/03, page 418 of 562
2. Power supply voltage and operating frequency range
19.2 5.0 16.384
(MHz)
1.0 (0.5)
9.6
(kHz)
SUB
2.7
3.6 VCC (V)
8.192
* Active (high-speed) mode * Sleep (high-speed) mode (except CPU)
4.8 4.096
Note 1: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency ( ) is 1 MHz.
2.7
* Subactive mode * Subsleep mode (except CPU) * Watch mode (except CPU)
3.6 VCC (V)
(kHz)
625
15.625 (7.8125) 2.7
* Active (medium-speed) mode * Sleep (medium-speed) mode (except A/D converter)
3.6 VCC (V)
Note 2: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency ( ) is 15.625 kHz.
3. Analog power supply voltage and A/D converter operating range
5.0
(MHz)
(kHz)
2.7 3.6 AVCC (V)
1.0 (0.5)
625 500
2.7
3.6 AVCC (V)
* Active (high-speed) mode * Sleep (high-speed) mode
* Active (medium-speed) mode * Sleep (medium-speed) mode
Rev. 4.00, 05/03, page 419 of 562
14.4.2
DC Characteristics
Table 14.8 lists the DC characteristics of the HD64F38024 and HD64F38024R. Table 14.8 DC Characteristics VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V
Values Item Input high voltage Symbol Applicable Pins Min VIH RES, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32 RXD32, UD OSC1 X1 P13, P14, P16, P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 PB0 to PB7 IRQAEC, P95*5 0.9 VCC Typ -- Max VCC + 0.3 Unit Test Condition V Notes
0.8 VCC 0.9 VCC 0.9 VCC 0.8 VCC
-- -- -- --
VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3
V V V V
0.8 VCC 0.9 VCC
-- --
AVCC + 0.3 7.3
V V
Rev. 4.00, 05/03, page 420 of 562
Values Item Input low voltage Symbol Applicable Pins Min VIL RES, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, P95*5, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32 RXD32, UD OSC1 X1 P13, P14, P16, P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3, PB0 to PB7 Output high VOH voltage P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 P90 to P92 -0.3 Typ -- Max 0.1 VCC Unit Test Condition V Notes
-0.3 -0.3 -0.3 -0.3
-- -- -- --
0.2 VCC 0.1 VCC 0.1 VCC 0.2 VCC
V V V V
VCC - 1.0 -- VCC - 0.3 --
-- --
V
-IOH = 1.0 mA -IOH = 0.1 mA
Output low voltage
VOL
--
--
0.5
V
IOL = 0.4 mA
--
--
0.5
V
IOL = 25 mA IOL = 10 mA
*1 *2
P93 to P95
--
--
0.5
V
IOL = 10 mA
Rev. 4.00, 05/03, page 421 of 562
Values Item Symbol Applicable Pins Min RES, P43, OSC1, X1, P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, P90 to P95, PA0 to PA3 PB0 to PB7 Pull-up MOS current -Ip P13, P14, P16, P17, P30 to P37, P50 to P57, P60 to P67 All input pins except power supply and IRQAEC IRQAEC Active mode current dissipation IOPE1 VCC -- Typ -- Max 1.0 Unit Test Condition A VIN = 0.5 V to VCC - 0.5 V Notes
Input/output | IIL | leakage current
-- 30
-- --
1.0 180
A A
VIN = 0.5 V to AVCC - 0.5 V VCC = 3 V, VIN = 0 V
Input CIN capacitance *6
--
--
15.0
pF
f = 1 MHz, VIN =0 V, Ta = 25C
-- --
-- 1.2
30.0 --
pF mA Active (high-speed) *3 *4 mode VCC = 3 V, Max. fOSC = 2 MHz guideline = 1.1 x typ. Active (high-speed) mode VCC = 3 V, fOSC = 4 MHz *3 *4 Max. guideline = 1.1 x typ.
--
1.8
--
mA
--
4.0
6.0
mA
Active (high-speed) *3 *4 mode VCC = 3 V, fOSC = 10 MHz
Rev. 4.00, 05/03, page 422 of 562
Values Item Active mode current dissipation Symbol Applicable Pins Min IOPE2 VCC -- Typ 0.7 Max -- Unit Test Condition mA Active (mediumspeed) mode VCC = 3 V, fOSC = 2 MHz osc/128 Notes *3 *4 Max. guideline = 1.1 x typ. *3 *4 Max. guideline = 1.1 x typ. *3 *4
--
0.8
--
mA
Active (mediumspeed) mode VCC = 3 V, fOSC = 4 MHz osc/128
--
1.2
1.8
mA
Active (mediumspeed) mode VCC = 3 V, fOSC = 10 MHz osc/128 VCC= 3 V, fOSC= 2 MHz
Sleep mode ISLEEP current dissipation
VCC
--
1.0
--
mA
*3 *4 Max. guideline = 1.1 x typ.
--
1.5
--
mA
VCC= 3 V, fOSC= 4 MHz
*3 *4 Max. guideline = 1.1 x typ.
-- Subactive mode current dissipation ISUB VCC --
3.2 10
4.8 --
mA A
VCC= 3 V, fOSC= 10 MHz VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/8) VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/2)
*3 *4 *3 *4 Reference value *3 *4
--
20
40
A
Rev. 4.00, 05/03, page 423 of 562
Values Item Subsleep mode current dissipation Watch mode current dissipation Symbol Applicable Pins Min ISUBSP VCC -- Typ 4.8 Max 16.0 Unit Test Condition A VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/2) VCC = 2.7 V, Ta = 25C 32 kHz crystal oscillator LCD not used VCC = 2.7 V, 32 kHz crystal oscillator LCD not used VCC = 3.0 V, Ta = 25C 32 kHz crystal oscillator not used -- RAM data retaining voltage Allowable output low current (per pin) VRAM VCC 2.0 1.0 -- 5.0 -- A V 32 kHz crystal oscillator not used Notes *3 *4
IWATCH
VCC
--
2.0
--
A
*3 *4 Reference value *3 *4
--
2.0
6.0
A
Standby mode current dissipation
ISTBY
VCC
--
0.3
--
A
*3 *4 Reference value *3 *4
IOL
Output pins except port 9 P90 to P92
-- -- --
-- -- -- -- -- -- --
0.5 25.0 10.0 10.0 20.0 80.0 0.2
mA mA *1 *2 mA mA mA mA
P93 to P95 Allowable output low current (total) IOL Output pins except port 9 Port 9 All output pins
-- -- -- --
-IOH Allowable output high current (per pin) - IOH Allowable output high current (total)
All output pins
--
--
10.0
mA
Notes: Connect the TEST pin to VSS. *1 Applied when the PIOFF bit in the port mode register 9 is 0. *2 Applied when the PIOFF bit in the port mode register 9 is 1. Rev. 4.00, 05/03, page 424 of 562
*3 Pin states during current measurement.
Mode Active (high-speed) mode (IOPE1) Active (mediumspeed) mode (IOPE2) Sleep mode Subactive mode Subsleep mode Watch mode Standby mode VCC VCC VCC VCC VCC RES Pin VCC Internal State Operates Other Pins VCC LCD Power Supply Halted Oscillator Pins System clock oscillator: crystal Subclock oscillator: Pin X1 = GND
Only on-chip timers VCC operate
Operates VCC
Halted Halted Halted Halted Halted System clock oscillator: crystal Subclock oscillator: crystal
Only on-chip timers VCC operate, CPU stops
Only time base operates, CPU stops CPU and timers both stop VCC VCC
System clock oscillator: crystal Subclock oscillator: Pin X1 = GND
*4 Excludes current in pull-up MOS transistors and output buffers. *5 Used for the judgment of user mode or boot mode when the reset is released. *6 Except for the package for the TLP-85V (under development).
Rev. 4.00, 05/03, page 425 of 562
14.4.3
AC Characteristics
Table 14.9 lists the control signal timing, and tables 14.10 lists the serial interface timing of the H8/38024F. Table 14.9 Control Signal Timing VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V
Applicable Symbol Pins fOSC OSC1, OSC2 Values Min 2.0 Typ -- Max 10.0 Unit MHz Test Condition Reference Figure
Item System clock oscillation frequency OSC clock (OSC) cycle time System clock () cycle time
tOSC tcyc
OSC1, OSC2
100 2 --
-- -- --
500 ns (1000) 128 128 tOSC s kHz s tW tcyc tsubcyc ms Figure 14.9 (crystal oscillator) Figure 14.8 (crystal oscillator) Figure 14.9 (ceramic oscillator) Figure 14.8 (ceramic oscillator) Except the above
Figure 14.1 *2
Subclock oscillation fW frequency Watch clock (W) cycle time Subclock (SUB) cycle time Instruction cycle time Oscillation stabilization time trc tW tsubcyc
X1, X2 X1, X2
-- -- 2 2
32.768 -- or 38.4 30.5 or -- 26.0 -- -- 0.8 8 -- 2.0
Figure 14.1 *1
OSC1, OSC2
--
Figure 14.9 *3 Figure 14.8 *4 Figure 14.9 *3 Figure 14.8 *4
--
2.0
6.0
ms
--
20
45
s
--
20
45
s
-- X1, X2 External clock high width tCPH OSC1 X1 -- 40 --
-- -- -- 15.26 or 13.02
50 2.0 -- --
ms s ns s
Figure 14.1
Rev. 4.00, 05/03, page 426 of 562
Item External clock low width
Applicable Symbol Pins tCPL OSC1 X1
Values Min 40 -- Typ -- 15.26 or 13.02 -- -- -- -- -- -- Max -- -- Unit ns s Test Condition
Reference Figure Figure 14.1
External clock rise time External clock fall time Pin RES low width
tCPr
OSC1 X1
-- -- -- -- 10
10 55.0 10 55.0 -- --
ns ns ns ns tcyc tcyc tsubcyc
Figure 14.1
tCPf
OSC1 X1 RES
Figure 14.1
tREL
Figure 14.2 Figure 14.3
Input pin high width tIH
2 IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG AEVL, AEVH 0.5
-- --
-- --
tosc tcyc tsubcyc Figure 14.3
Input pin low width
tIL
2 IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG AEVL, AEVH 0.5 4
-- --
-- --
tosc tcyc tsubcyc Figure 14.6
UD pin minimum transition width
tUDH tUDL
UD
Notes: *1 *2 *3 *4
Selected with SA1 and SA0 of system control register 2 (SYSCR2). The figure in parentheses applies when an external clock is used. Applies to the HD64F38024R. Applies to the HD64F38024.
Rev. 4.00, 05/03, page 427 of 562
Table 14.10 Serial Interface (SCI3) Timing VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V
Values Item Input clock cycle Asynchronous Synchronous tSCKW tTXD tRXS tRXH Symbol tscyc Min 4 6 0.4 -- 400.0 400.0 Typ -- -- -- -- -- -- Max -- -- 0.6 1 -- -- Unit tcyc or t
subcyc
Test Conditions
Reference Figure Figure 14.4
Input clock pulse width Transmit data delay time (synchronous) Receive data setup time (synchronous) Receive data hold time (synchronous)
tscyc tcyc or tsubcyc ns ns
Figure 14.4 Figure 14.5 Figure 14.5 Figure 14.5
Rev. 4.00, 05/03, page 428 of 562
14.4.4
A/D Converter Characteristics
Table 14.11 shows the A/D converter characteristics of the H8/38024F. Table 14.11 A/D Converter Characteristics VCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V
Applicable Symbol Pins AVCC AN0 to AN7 AVCC AVCC Values Min 2.7 - 0.3 -- -- Typ -- -- -- 600 Max 3.6 AVCC + 0.3 1.0 -- Unit V V mA A AVCC = 3.0 V *2 Reference value AISTOP2 Analog input capacitance Allowable signal source impedance Resolution (data length) Nonlinearity error Quantization error Absolute accuracy Conversion time CAIN RAIN AVCC AN0 to AN7 -- -- -- -- -- -- 5 15.0 10.0 A pF k *3 Test Condition Reference Figure *1
Item
Analog power AVCC supply voltage Analog input voltage AVIN
Analog power AIOPE supply current AISTOP1
-- -- -- -- 12.4
-- -- -- 2.0 --
10 3.5 0.5 4.0 124
bit LSB LSB LSB s AVCC = 2.7 V to 3.6 V AVCC = 2.7 V to 3.6 V AVCC = 2.7 V to 3.6 V
Notes: *1 Set AVCC = VCC when the A/D converter is not used. *2 AISTOP1 is the current in active and sleep modes while the A/D converter is idle. *3 AISTOP2 is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
Rev. 4.00, 05/03, page 429 of 562
14.4.5
LCD Characteristics
Table 14.12 shows the LCD characteristics. Table 14.12 LCD Characteristics VCC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V
Applicable Test Symbol Pins Conditions VDS VDC SEG1 to SEG32 COM1 to COM4 Reference Typ Max Unit Figure -- -- 3.0 3.0 -- 0.6 0.3 9.0 7.0 3.6 V V V M *1 *1 *3 *4 *2 Values
Item Segment driver drop voltage Common driver drop voltage
Min
-- ID = 2 A V1 = 2.7 V to 3.6 V -- ID = 2 A V1 = 2.7 V to 3.6 V Between V1 and VSS 0.5 1.5 2.2
LCD power supply RLCD split-resistance Liquid crystal display voltage VLCD V1
Notes: *1 The voltage drop from power supply pins V1, V2, V3, and VSS to each segment pin or common pin. *2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: VCC V1 V2 V3 VSS. *3 Applies to the HD64F38024. *4 Applies to the HD64F38024R.
Rev. 4.00, 05/03, page 430 of 562
14.4.6
Flash Memory Characteristics [preliminary specifications]
Table 14.13 lists the flash memory characteristics. Table 14.13 Flash Memory Characteristics AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V, VCC = 2.7 V to 3.6 V (operating voltage range in reading), VCC = 3.0 V to 3.6 V (operating voltage range in programming/erasing), Ta = -20 to +75C (operating temperature range in programming/erasing)
Test Condition Values Min -- -- 1000 *8 *11 100 *8 *12 Data retention time Programming Wait time after SWE bit setting*1 Wait time after PSU bit setting*1 Wait time after P bit setting*1 *4 tDRP x y z1 z2 z3 Wait time after P bit clear*1 Wait time after PSU bit clear*1 Wait time after PV bit setting*1 Wait time after dummy write*1 Wait time after PV bit clear*1 Wait time after SWE bit clear*1 Maximum programming count*1 *4 *5 Erase Wait time after SWE bit setting*1 Wait time after ESU bit setting*1 Wait time after E bit setting*1 *6 Wait time after E bit clear*1 Wait time after ESU bit clear*1 Wait time after EV bit setting*1 Wait time after dummy write*1 Wait time after EV bit clear*1 Wait time after SWE bit clear*1 Maximum erase count*1 *6 *7 N x y z N 1n6 7 n 1000 10*10 1 50 28 198 Typ 7 100 Max 200 1200 Unit ms ms Times
Item Programming time (per 128 bytes)*1 *2 *4 Erase time (per block) *1 *3 *6 Maximum number of reprogrammings
Symbol tP tE NWEC
10000 -- *9 10000 -- *9 -- -- -- 30 200 10 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 32 202 12 -- -- -- -- -- -- 1000 -- -- 100 -- -- -- -- -- -- 120
Years s s s s s s s s s s s Times s s ms s s s s s s Times
8 Additionalprogramming 5 5 4 2 2 100 -- 1 100 10 10 10 20 2 4 100 --
Rev. 4.00, 05/03, page 431 of 562
Notes: *1 Make the time settings in accordance with the program/erase algorithms. *2 The programming time for 128 bytes. (Indicates the total time for which the P bit in flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.) *3 The time required to erase one block. (Indicates the time for which the E bit in flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.) *4 Programming time maximum value (tP(MAX)) = wait time after P bit setting (z) x maximum number of writes (N) *5 Set the maximum number of writes (N) according to the actual set values of z1, z2, and z3, so that it does not exceed the programming time maximum value (tP(MAX)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the number of writes (n). Number of writes (n) 1n6 z1 = 30 s 7 n 1000 z2 = 200 s *6 Erase time maximum value (tE(max)) = wait time after E bit setting (z) x maximum number of erases (N) *7 Set the maximum number of erases (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value (tE(max)). *8 The minimum number of times all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.) *9 Reference value at 25C. (Guideline showing number of reprogrammings over which functioning will be retained under normal circumstances.) *10 Data retention characteristics within the range indicated in the specifications, including the minimum value for reprogrammings. *11 Applies to an operating voltage range when reading data of 3.0 to 3.6 V. *12 Applies to an operating voltage range when reading data of 2.7 to 3.6 V.
Rev. 4.00, 05/03, page 432 of 562
14.5
H8/38024S Group Mask ROM Version Absolute Maximum Ratings
Table 14.14 lists the absolute maximum ratings. Table 14.14 Absolute Maximum Ratings
Item Power supply voltage Analog power supply voltage Input voltage Port 9 pin voltage Operating temperature Ports other than Port B Port B Symbol VCC AVCC Vin AVin VP9 Topr Value -0.3 to +4.3 -0.3 to +4.3 -0.3 to VCC +0.3 -0.3 to AVCC +0.3 -0.3 to VCC +0.3 -20 to +75 (regular specifications) -40 to +85 (wide-range specifications) +75 (products 2 shipped as chips)* Storage temperature Tstg -55 to +125 C Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability. *2 Power may be applied when the temperature is between -20 and +75C. Unit V V V V V C Note *1
C
Rev. 4.00, 05/03, page 433 of 562
14.6
14.6.1
H8/38024S Group Mask ROM Version Electrical Characteristics
Power Supply Voltage and Operating Range
The power supply voltage and operating range are indicated by the shaded region in the figures. 1. Power supply voltage and oscillator frequency range
38.4
fW (kHz)
1.8 2.7 3.6 VCC (V)
32.768
fosc (MHz)
10.0
4.0 2.0 1.8 * All operating 2.7 3.6 VCC (V)
* Active (high-speed) mode * Sleep (high-speed) mode Note 1: The fosc values are those when an oscillator is used; when an external clock is used the minimum value of fosc is 1 MHz.
Rev. 4.00, 05/03, page 434 of 562
2. Power supply voltage and operating frequency range
19.2 5.0 16.384
(MHz)
2.0 1.0 (0.5)
9.6
(kHz)
SUB
1.8
2.7
3.6 VCC (V)
8.192
* Active (high-speed) mode * Sleep (high-speed) mode (except CPU)
4.8 4.096
Note 1: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency ( ) is 1 MHz.
1.8
* Subactive mode
2.7
3.6 VCC (V)
* Subsleep mode (except CPU) * Watch mode (except CPU)
250 15.625 (7.8125) 1.8 2.7 3.6 VCC (V)
(MHz)
5.0
625
* Active (medium-speed) mode * Sleep (medium-speed) mode (except A/D converter)
Note 2: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency ( ) is 15.625 kHz.
3. Analog power supply voltage and A/D converter operating range
(MHz)
(kHz)
1.8 2.7 3.6 AVCC (V)
1.0 (0.5)
625 500
1.8
2.7
3.6 AVCC (V)
* Active (high-speed) mode * Sleep (high-speed) mode
* Active (medium-speed) mode * Sleep (medium-speed) mode
Rev. 4.00, 05/03, page 435 of 562
14.6.2
DC Characteristics
Table 14.15 lists the DC characteristics of the H8/38024S. Table 14.15 DC Characteristics VCC = 1.8 V to 3.6 V, AVCC = 1.8 V to 3.6 V, VSS = AVSS = 0.0 V
Values Item Input high voltage Symbol Applicable Pins Min VIH RES, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32 RXD32, UD OSC1 X1 P13, P14, P16, P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 PB0 to PB7 IRQAEC 0.9 VCC Typ -- Max VCC + 0.3 Unit Test Condition V Notes
0.8 VCC 0.9 VCC 0.9 VCC 0.8 VCC
-- -- -- --
VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3
V V V V
0.8 VCC 0.9 VCC
-- --
AVCC + 0.3 VCC + 0.3
V V
Rev. 4.00, 05/03, page 436 of 562
Values Item Input low voltage Symbol Applicable Pins Min VIL RES, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32 RXD32, UD OSC1 X1 P13, P14, P16, P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3, PB0 to PB7 Output high VOH voltage P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 P90 to P95 -0.3 Typ -- Max 0.1 VCC Unit Test Condition V Notes
-0.3 -0.3 -0.3 -0.3
-- -- -- --
0.2 VCC 0.1 VCC 0.1 VCC 0.2 VCC
V V V V
VCC - 1.0 -- VCC - 0.3 --
-- --
V
-IOH = 1.0 mA VCC = 2.7 V to 3.6 V -IOH = 0.1 mA
Output low voltage
VOL
--
--
0.5
V
IOL = 0.4 mA
-- --
-- --
0.5 0.5
V V
IOL = 10 mA VCC = 2.2 V to 3.6 V IOL = 8 mA VCC = 1.8 V to 3.6 V
Rev. 4.00, 05/03, page 437 of 562
Values Item Symbol Applicable Pins Min RES, P43, OSC1, X1, P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, P90 to P95, PA0 to PA3 PB0 to PB7 Pull-up MOS current -Ip P13, P14, P16, P17, P30 to P37, P50 to P57, P60 to P67 All input pins except power supply and IRQAEC IRQAEC Active mode current dissipation IOPE1 VCC -- Typ -- Max 1.0 Unit Test Condition A VIN = 0.5 V to VCC - 0.5 V Notes
Input/output | IIL | leakage current
-- 30
-- --
1.0 180
A A
VIN = 0.5 V to AVCC - 0.5 V VCC = 3 V, VIN = 0 V
Input CIN capacitance
--
--
15.0
pF
f = 1 MHz, VIN =0 V, Ta = 25C
-- --
-- 0.2
30.0 --
pF mA Active (high-speed) *1 *2 mode VCC = 1.8 V, Max. fOSC = 1 MHz guideline = 1.1 x typ. Active (high-speed) mode VCC = 3 V, fOSC = 2 MHz *1 *2 Max. guideline = 1.1 x typ. *1 *2 Max. guideline = 1.1 x typ.
--
0.6
--
mA
--
1.2
--
mA
Active (high-speed) mode VCC = 3 V, fOSC = 4 MHz
Rev. 4.00, 05/03, page 438 of 562
Values Item Active mode current dissipation Symbol Applicable Pins Min IOPE1 VCC -- Typ 3.1 Max 6.0 Unit Test Condition mA Notes
Active (high-speed) *1 *2 mode VCC = 3 V, fOSC = 10 MHz Active (mediumspeed) mode VCC = 1.8 V, fOSC = 1 MHz osc/128 *1 *2 Max. guideline = 1.1 x typ. *1 *2 Max. guideline = 1.1 x typ. *1 *2 Max. guideline = 1.1 x typ. *1 *2
IOPE2
VCC
--
0.03
--
mA
--
0.1
--
mA
Active (mediumspeed) mode VCC = 3 V, fOSC = 2 MHz osc/128
--
0.2
--
mA
Active (mediumspeed) mode VCC = 3 V, fOSC = 4 MHz osc/128
--
0.6
1.8
mA
Active (mediumspeed) mode VCC = 3 V, fOSC = 10 MHz osc/128 VCC= 1.8 V, fOSC= 1 MHz
Sleep mode ISLEEP current dissipation
VCC
--
0.08
--
mA
*1 *2 Max. guideline = 1.1 x typ.
--
0.3
--
mA
VCC= 3 V, fOSC= 2 MHz
*1 *2 Max. guideline = 1.1 x typ.
Rev. 4.00, 05/03, page 439 of 562
Values Item Symbol Applicable Pins Min VCC -- Typ 0.5 Max -- Unit Test Condition mA VCC= 3 V, fOSC= 4 MHz Notes *1 *2 Max. guideline = 1.1 x typ. -- Subactive mode current dissipation ISUB VCC -- 1.3 6.2 4.8 -- mA A VCC= 3 V, fOSC= 10 MHz VCC = 1.8 V, LCD on 32 kHz crystal oscillator (SUB=w/2) VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/8) VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/2) VCC = 2.7 V, LCD on 32 kHz crystal oscillator (SUB=w/2) VCC = 1.8 V, Ta = 25C 32 kHz crystal oscillator LCD not used VCC = 2.7 V, Ta = 25C 32 kHz crystal oscillator LCD not used VCC = 2.7 V, 32 kHz crystal oscillator LCD not used *1 *2 *1 *2 Reference value *1 *2 Reference value *1 *2
Sleep mode ISLEEP current dissipation
--
4.4
--
A
--
10
40
A
Subsleep mode current dissipation Watch mode current dissipation
ISUBSP
VCC
--
4.6
16.0
A
*1 *2
IWATCH
VCC
--
1.2
--
A
*1 *2 Reference value *1 *2 Reference value *1 *2
--
2.0
--
A
--
2.0
6.0
A
Rev. 4.00, 05/03, page 440 of 562
Values Item Standby mode current dissipation Symbol Applicable Pins Min ISTBY VCC -- Typ 0.1 Max -- Unit Test Condition A VCC = 1.8 V, Ta = 25C 32 kHz crystal oscillator not used -- 0.3 -- A VCC = 3.0 V, Ta = 25C 32 kHz crystal oscillator not used -- RAM data retaining voltage Allowable output low current (per pin) Allowable output low current (total) VRAM VCC 1.5 1.0 -- 5.0 -- A V 32 kHz crystal oscillator not used Notes *1 *2 Reference value *1 *2 Reference value *1 *2
IOL
Output pins except port 9 P90 to P95
-- -- -- -- --
-- -- -- -- --
0.5 10.0 20.0 80.0 0.2
mA mA mA mA mA
IOL
Output pins except port 9 Port 9 All output pins
-IOH Allowable output high current (per pin) - IOH Allowable output high current (total)
All output pins
--
--
10.0
mA
Rev. 4.00, 05/03, page 441 of 562
Notes: Connect the TEST pin to VSS. *1 Pin states during current measurement.
Mode Active (high-speed) mode (IOPE1) Active (mediumspeed) mode (IOPE2) Sleep mode Subactive mode Subsleep mode Watch mode Standby mode VCC VCC VCC VCC VCC Only on-chip timers operate Operates Only on-chip timers operate, CPU stops Only time base operates, CPU stops CPU and timers both stop VCC VCC VCC VCC VCC Halted Halted Halted Halted Halted System clock oscillator: crystal Subclock oscillator: crystal System clock oscillator: crystal Subclock oscillator: Pin X1 = GND RES Pin VCC Internal State Operates Other Pins VCC LCD Power Supply Halted Oscillator Pins System clock oscillator: crystal Subclock oscillator: Pin X1 = GND
*2 Excludes current in pull-up MOS transistors and output buffers. *3 Except for the package for the TLP-85V (under development).
Rev. 4.00, 05/03, page 442 of 562
14.6.3
AC Characteristics
Table 14.16 lists the control signal timing, and tables 14.10 lists the serial interface timing of the H8/38024S. Table 14.16 Control Signal Timing VCC = 1.8 V to 3.6 V, AVCC = 1.8 V to 3.6 V, VSS = AVSS = 0.0 V
Applicable Symbol Pins fOSC OSC1, OSC2 Values Min 2.0 Typ -- Max 10.0 Unit MHz Test Condition VCC = 2.7 V to 3.6 V Reference Figure
Item System clock oscillation frequency
2.0 OSC clock (OSC) cycle time tOSC OSC1, OSC2 100 250 System clock () cycle time tcyc 2 -- X1, X2 X1, X2 -- -- 2 2 trc OSC1, OSC2 -- -- -- -- -- X1, X2 -- --
-- -- -- -- --
4.0
MHz
VCC = 1.8 V to 3.6 V VCC = 2.7 V to 3.6 V Figure 14.1 *2 VCC = 1.8 V to 3.6 V
500 ns (1000) 500 ns (1000) 128 128 tOSC s kHz s tW tcyc tsubcyc s s ms ms ms s s
Subclock oscillation fW frequency Watch clock (W) cycle time Subclock (SUB) cycle time Instruction cycle time Oscillation stabilization time tW tsubcyc
32.768 -- or 38.4 30.5 or -- 26.0 -- -- 20 80 0.8 1.2 -- -- 4 8 -- 45 -- 2 3 50 2 --
Figure 14.1 *1
Ceramic oscillator Figure 14.9 VCC = 2.2 V to 3.6 V Ceramic oscillator Except the above Crystal oscillator VCC = 2.7 V to 3.6 V Crystal oscillator VCC = 2.2 V to 3.6 V Except the above VCC = 2.2 V to 3.6 V Except the above
Rev. 4.00, 05/03, page 443 of 562
Item External clock high width
Applicable Symbol Pins tCPH OSC1
Values Min 40 100 Typ -- -- 15.26 or 13.02 -- -- 15.26 or 13.02 -- -- -- -- -- -- -- -- Max -- -- -- Unit ns ns s Test Condition
Reference Figure
VCC = 2.7 V to 3.6 V Figure 14.1 VCC = 1.8 V to 3.6 V
X1
--
External clock low width
tCPL
OSC1
40 100
-- -- --
ns ns s
VCC = 2.7 V to 3.6 V Figure 14.1 VCC = 1.8 V to 3.6 V
X1
--
External clock rise time
tCPr
OSC1
-- --
10 25 55.0 10 25 55.0 -- --
ns ns ns ns ns ns tcyc tcyc tsubcyc
VCC = 2.7 V to 3.6 V Figure 14.1 VCC = 1.8 V to 3.6 V
X1 External clock fall time tCPf OSC1
-- -- --
VCC = 2.7 V to 3.6 V Figure 14.1 VCC = 1.8 V to 3.6 V
X1 Pin RES low width tREL RES
-- 10
Figure 14.2 Figure 14.3
Input pin high width tIH
2 IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG AEVL, AEVH 0.5
-- --
-- --
tosc tcyc tsubcyc Figure 14.3
Input pin low width
tIL
2 IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG AEVL, AEVH 0.5 4
-- --
-- --
tosc tcyc tsubcyc Figure 14.6
UD pin minimum transition width
tUDH tUDL
UD
Notes: *1 Selected with SA1 and SA0 of system control register 2 (SYSCR2). *2 The figure in parentheses applies when an external clock is used.
Rev. 4.00, 05/03, page 444 of 562
Table 14.17 Serial Interface (SCI3) Timing VCC = 1.8 V to 3.6 V, AVCC = 1.8 V to 3.6 V, VSS = AVSS = 0.0 V
Values Item Input clock cycle Asynchronous Synchronous tSCKW tTXD tRXS tRXH Symbol tscyc Min 4 6 0.4 -- 400.0 400.0 Typ -- -- -- -- -- -- Max -- -- 0.6 1 -- -- Unit tcyc or t
subcyc
Test Conditions
Reference Figure Figure 14.4
Input clock pulse width Transmit data delay time (synchronous) Receive data setup time (synchronous) Receive data hold time (synchronous)
tscyc tcyc or tsubcyc ns ns
Figure 14.4 Figure 14.5 Figure 14.5 Figure 14.5
Rev. 4.00, 05/03, page 445 of 562
14.6.4
A/D Converter Characteristics
Table 14.18 shows the A/D converter characteristics of the H8/38024S. Table 14.18 A/D Converter Characteristics VCC = 1.8 V to 3.6 V, VSS = AVSS = 0.0 V
Applicable Symbol Pins AVCC AN0 to AN7 AVCC AVCC Values Min 1.8 - 0.3 -- -- Typ -- -- -- 600 Max 3.6 AVCC + 0.3 1.0 -- Unit V V mA A AVCC = 3.0 V *2 Reference value *3 Test Condition Reference Figure *1
Item
Analog power AVCC supply voltage Analog input voltage AVIN
Analog power AIOPE supply current AI STOP1
AISTOP2 Analog input capacitance Allowable signal source impedance Resolution (data length) Nonlinearity error CAIN RAIN
AVCC AN0 to AN7
-- -- --
-- -- --
5 15.0 10.0
A pF k
-- -- -- --
-- -- -- -- -- -- -- -- -- --
10 3.5 5.5 7.5 0.5 4.0 6.0 8.0 124 124
bit LSB LSB LSB LSB LSB LSB LSB s s AVCC = 2.7 V to 3.6 V VCC = 2.7 V to 3.6 V AVCC = 2.0 V to 3.6 V VCC = 2.0 V to 3.6 V Other than above AVCC = 2.7 V to 3.6 V VCC = 2.7 V to 3.6 V Other than above *4 AVCC = 2.7 V to 3.6 V VCC = 2.7 V to 3.6 V AVCC = 2.0 V to 3.6 V VCC = 2.0 V to 3.6 V Other than above *4
Quantization error Absolute accuracy
-- -- -- --
Conversion time
12.4 62
Notes: *1 Set AVCC = VCC when the A/D converter is not used. *2 AISTOP1 is the current in active and sleep modes while the A/D converter is idle. *3 AISTOP2 is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle. *4 Conversion time: 62 s.
Rev. 4.00, 05/03, page 446 of 562
14.6.5
LCD Characteristics
Table 14.19 shows the LCD characteristics. Table 14.19 LCD Characteristics VCC = 1.8 V to 3.6 V, AVCC = 1.8 V to 3.6 V, VSS = AVSS = 0.0 V
Applicable Test Symbol Pins Conditions VDS VDC SEG1 to SEG32 COM1 to COM4 Reference Typ Max Unit Figure -- -- 3.0 -- 0.6 0.3 7.0 3.6 V V M V
*2 *1 *1
Values
Item Segment driver drop voltage Common driver drop voltage
Min
-- ID = 2 A V1 = 2.7 V to 3.6 V -- ID = 2 A V1 = 2.7 V to 3.6 V Between V1 and VSS 1.5 2.2
LCD power supply RLCD split-resistance Liquid crystal display voltage VLCD V1
Notes: *1 The voltage drop from power supply pins V1, V2, V3, and VSS to each segment pin or common pin. *2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: VCC V1 V2 V3 VSS.
Rev. 4.00, 05/03, page 447 of 562
14.7
Operation Timing
Figures 14.1 to 14.6 show timing diagrams.
t OSC , tw
VIH OSC1 x1 VIL
t CPH t CPr
t CPL t CPf
Figure 14.1 Clock Input Timing
VIL
tREL
Figure 14.2 RES Low Width
0, 1, 3, 4, TMIC, TMIF, TMIG, , 0 to 7, IRQAEC, AEVL, AEVH
VIH VIL
t IL
t IH
Figure 14.3 Input Timing
Rev. 4.00, 05/03, page 448 of 562
t SCKW
SCK 32 t scyc
Figure 14.4 SCK3 Input Clock Timing
t scyc
VIH or VOH* SCK 32 VIL or VOL* t TXD
TXD32 (transmit data)
VOH* VOL* t RXS t RXH
RXD32 (receive data)
Note: * Output timing reference levels Output high Output low VOH = 1/2Vcc + 0.2 V VOL = 0.8 V
Load conditions are shown in figure 14.7.
Figure 14.5 SCI3 Synchronous Mode Input/Output Timing
Rev. 4.00, 05/03, page 449 of 562
VIH UD VIL tUDL tUDH
Figure 14.6 UD Pin Minimum Transition Width Timing
14.8
Output Load Circuit
VCC
2.4 k
Output pin 30 pF 12 k
Figure 14.7 Output Load Condition
Rev. 4.00, 05/03, page 450 of 562
14.9
Resonator Equivalent Circuit
LS CS RS
OSC1
OSC2
CO
Crystal Resonator Parameters Frequency (MHz) RS (max) CO (max) 4 100 16 pF 4.193 100 16 pF 10 30 16 pF
Ceramic Resonator Parameters Frequency (MHz) RS (max) CO (max) 2 18.3 4 6.8 10 4.6
36.94 pF 36.72 pF 32.31 pF
Figure 14.8 Resonator Equivalent Circuit (1)
LS CS RS
OSC1
OSC2
CO
Crystal Resonator Parameters (Manufacturer's Publicly Released Values) Frequency (MHz)
Ceramic Resonator Parameters (1) (Manufacturer's Publicly Released Values) Frequency (MHz)
4 100 16 pF
Manufacturer Nihon Dempa Kogyo Co., Ltd.
2 18.3 36.94 pF
Manufacturer Murata Manufacturing Co., Ltd.
RS (max) CO (max)
RS (max) CO (max)
Ceramic Resonator Parameters (2) (Manufacturer's Publicly Released Values) Frequency (MHz)
10 4.6 32.31 pF
Manufacturer Murata Manufacturing Co., Ltd.
RS (max) CO (max)
Figure 14.9 Resonator Equivalent Circuit (2)
Rev. 4.00, 05/03, page 451 of 562
14.10
Usage Note
The ZTAT, F-ZTAT, and mask ROM versions satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on. When system evaluation testing is carried out using the ZTAT or F-ZTAT version, the same evaluation testing should also be conducted for the mask ROM version when changing over to that version.
Rev. 4.00, 05/03, page 452 of 562
Appendix A CPU Instruction Set
A.1 Instructions
Operation Notation
Rd8/16 Rs8/16 Rn8/16 CCR N Z V C PC SP #xx: 3/8/16 d: 8/16 @aa: 8/16 + - x / -- General register (destination) (8 or 16 bits) General register (source) (8 or 16 bits) General register (8 or 16 bits) Condition code register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data (3, 8, or 16 bits) Displacement (8 or 16 bits) Absolute address (8 or 16 bits) Addition Subtraction Multiplication Division Logical AND Logical OR Exclusive logical OR Move Logical complement
Condition Code Notation
Symbol Modified according to the instruction result * 0 -- Not fixed (value not guaranteed) Always cleared to 0 Not affected by the instruction execution result
Rev. 4.00, 05/03, page 453 of 562
Table A.1 lists the H8/300L CPU instruction set. Table A.1 Instruction Set
Addressing Mode/ Instruction Length (bytes)
Operand Size No. of States @ Rn/@Rn+ @(d:16, Rn) @(d:8, PC) @aa: 8/16
#xx: 8/16
Implied
@@aa
Mnemonic MOV.B #xx:8, Rd MOV.B Rs, Rd MOV.B @Rs, Rd MOV.B @(d:16, Rs), Rd MOV.B @Rs+, Rd MOV.B @aa:8, Rd MOV.B @aa:16, Rd MOV.B Rs, @Rd MOV.B Rs, @(d:16, Rd) MOV.B Rs, @ Rd MOV.B Rs, @aa:8 MOV.B Rs, @aa:16 MOV.W #xx:16, Rd MOV.W Rs, Rd MOV.W @Rs, Rd
Operation Rd8 Rd8 Rd8 Rd8
@Rn
Condition Code IHNZVC 0
B #xx:8 B Rs8
2 2 2 4 2 2 4 2 4 2 2 4 4 2 2 Rd16 4 2 4 2 4 2 4 2 2
Rn
2 2 4 6 6 4 6 4 6 6 4 6 4 2 4 6 6 6 4 6 6 6 6 6
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
B @Rs16
B @(d:16, Rs16) B @Rs16 Rs16+1 B @aa:8 B @aa:16 B Rs8 B Rs8 Rd8 Rs16 Rd8 Rd8
@Rd16 @(d:16, Rd16)
B Rd16 1 Rd16 Rs8 @Rd16 B Rs8 B Rs8 W #xx:16 W Rs16 W @Rs16 @aa:8 @aa:16 Rd Rd16 Rd16
MOV.W @(d:16, Rs), Rd W @(d:16, Rs16) MOV.W @Rs+, Rd MOV.W @aa:16, Rd MOV.W Rs, @Rd W @Rs16 Rs16+2 W @aa:16 W Rs16 Rd16 Rs16 Rd16 @Rd16
MOV.W Rs, @(d:16, Rd) W Rs16 MOV.W Rs, @ Rd MOV.W Rs, @aa:16 POP Rd PUSH Rs
@(d:16, Rd16)
W Rd16 2 Rd16 @Rd16 Rs16 W Rs16 W @SP SP+2 W SP 2 Rs16 @aa:16 Rd16 SP SP @SP
Rev. 4.00, 05/03, page 454 of 562
Addressing Mode/ Instruction Length (bytes)
Operand Size
Mnemonic ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W Rs, Rd ADDX.B #xx:8, Rd ADDX.B Rs, Rd ADDS.W #1, Rd ADDS.W #2, Rd INC.B Rd DAA.B Rd SUB.B Rs, Rd SUB.W Rs, Rd SUBX.B #xx:8, Rd SUBX.B Rs, Rd SUBS.W #1, Rd SUBS.W #2, Rd DEC.B Rd DAS.B Rd NEG.B Rd CMP.B #xx:8, Rd CMP.B Rs, Rd CMP.W Rs, Rd
Operation Rd8 Rd8 Rd16 Rd8 Rd8
@Rn
Condition Code IHNZVC
B Rd8+#xx:8 B Rd8+Rs8 W Rd16+Rs16
2 2 2 2 2 2 2 2 Rd8 2 2 2 2 2 2 2 2 Rd8 2 2 2 2 2 (1) * * (1) (2) (2) * (1) (2) (2)
B Rd8+#xx:8 +C B Rd8+Rs8 +C W Rd16+1 W Rd16+2 B Rd8+1
Rd16 Rd16 Rd8
B Rd8 decimal adjust B Rd8 Rs8 W Rd16 Rs16 B Rd8 #xx:8 C B Rd8 Rs8 C W Rd16 1 W Rd16 2 B Rd8 1 Rd8 Rd16 Rd8 Rd8
* (3) 2 2 2 2 2 2 2 2 2 2 2 2 2
Rd16 Rd16 Rd8
B Rd8 decimal adjust B 0 Rd Rd
B Rd8 #xx:8 B Rd8 Rs8 W Rd16 Rs16
Rev. 4.00, 05/03, page 455 of 562
No. of States
2 2 2 2 2 2 2 2
@ Rn/@Rn+
@(d:16, Rn)
@(d:8, PC)
@aa: 8/16
#xx: 8/16
Implied
@@aa
Rn
Addressing Mode/ Instruction Length (bytes)
Operand Size No. of States @ Rn/@Rn+ @(d:16, Rn) @(d:8, PC) @aa: 8/16
#xx: 8/16
Implied
@@aa
Mnemonic MULXU.B Rs, Rd DIVXU.B Rs, Rd
Operation Rs8 Rd16
@Rn
Condition Code IHNZVC
B Rd8
Rn
2 2 (5) (6)
14 14
B Rd16 Rs8 Rd16 (RdH: remainder, RdL: quotient) B Rd8 #xx:8 B Rd8 Rs8 B Rd8 #xx:8 B Rd8 Rs8 B Rd8 #xx:8 B Rd8 Rs8 B B C b7 b0 C b7 b0 0 b7 b0 C b7 b0 Rd 0 Rd8 Rd8 Rd8 Rd8 Rd8 Rd8 2 2 2
AND.B #xx:8, Rd AND.B Rs, Rd OR.B #xx:8, Rd OR.B Rs, Rd XOR.B #xx:8, Rd XOR.B Rs, Rd NOT.B Rd SHAL.B Rd
0 2 0 0 2 0 0 2 2 2 0 0
2 2 2 2 2 2 2 2
SHAR.B Rd
B
2
0
2
SHLL.B Rd
B
C
2
0
2
SHLR.B Rd
B
0
2
0
0
2
ROTXL.B Rd
B
C b7 b0
2
0
2
ROTXR.B Rd
B b7 b0 C
2
0
2
Rev. 4.00, 05/03, page 456 of 562
Addressing Mode/ Instruction Length (bytes)
Operand Size No. of States @ Rn/@Rn+ @(d:16, Rn) @(d:8, PC) @aa: 8/16
#xx: 8/16
Implied
@@aa
Mnemonic ROTL.B Rd
Operation C b7 b0 C b7 b0 1 1 1
@Rn
Condition Code IHNZVC 0
B
Rn
2
2
ROTR.B Rd
B
2
0
2
BSET #xx:3, Rd BSET #xx:3, @Rd BSET #xx:3, @aa:8 BSET Rn, Rd BSET Rn, @Rd BSET Rn, @aa:8 BCLR #xx:3, Rd BCLR #xx:3, @Rd BCLR #xx:3, @aa:8 BCLR Rn, Rd BCLR Rn, @Rd BCLR Rn, @aa:8 BNOT #xx:3, Rd BNOT #xx:3, @Rd BNOT #xx:3, @aa:8 BNOT Rn, Rd BNOT Rn, @Rd BNOT Rn, @aa:8
B (#xx:3 of Rd8)
2 4 4 2 1 1 4 4 2 0 0 2 0 0 2 4 4 2 4 4 4 4 4 4
2 8 8 2 8 8 2 8 8 2 8 8 2 8 8 2 8 8
B (#xx:3 of @Rd16) B (#xx:3 of @aa:8) B (Rn8 of Rd8) 1
B (Rn8 of @Rd16) B (Rn8 of @aa:8) B (#xx:3 of Rd8) 0
B (#xx:3 of @Rd16) B (#xx:3 of @aa:8) B (Rn8 of Rd8) 0
B (Rn8 of @Rd16) B (Rn8 of @aa:8) B (#xx:3 of Rd8) ( ) B (#xx:3 of @Rd16) ( ) B (#xx:3 of @aa:8) ( ) B (Rn8 of Rd8) ( ) B (Rn8 of @Rd16) ( ) B (Rn8 of @aa:8) ( )
Rev. 4.00, 05/03, page 457 of 562
Addressing Mode/ Instruction Length (bytes)
Operand Size No. of States @ Rn/@Rn+ @(d:16, Rn) @(d:8, PC) @aa: 8/16
#xx: 8/16
Implied
@@aa
Mnemonic BTST #xx:3, Rd BTST #xx:3, @Rd BTST #xx:3, @aa:8 BTST Rn, Rd BTST Rn, @Rd BTST Rn, @aa:8 BLD #xx:3, Rd BLD #xx:3, @Rd BLD #xx:3, @aa:8 BILD #xx:3, Rd BILD #xx:3, @Rd BILD #xx:3, @aa:8 BST #xx:3, Rd BST #xx:3, @Rd BST #xx:3, @aa:8 BIST #xx:3, Rd BIST #xx:3, @Rd BIST #xx:3, @aa:8 BAND #xx:3, Rd BAND #xx:3, @Rd BAND #xx:3, @aa:8 BIAND #xx:3, Rd BIAND #xx:3, @Rd BIAND #xx:3, @aa:8 BOR #xx:3, Rd BOR #xx:3, @Rd BOR #xx:3, @aa:8 BIOR #xx:3, Rd BIOR #xx:3, @Rd
Operation ) Z ) ) ) Z ) ) Z Z C C C C ) ) (#xx:3 of Rd8) (#xx:3 of @Rd16) (#xx:3 of @aa:8) (#xx:3 of Rd8) (#xx:3 of @Rd16) (#xx:3 of @aa:8) C C C C ) ) C C C C ) C C C C C Z Z
@Rn
Condition Code IHNZVC
Rn
B( B( B( B( B( B(
2 4 4 2 4 4 2 4 4 2 4 4 2 4 4 2 4 4 2 4 4 2 4 4 2 4 4 2 4
2 6 6 2 6 6 2 6 6 2 6 6 2 8 8 2 8 8 2 6 6 2 6 6 2 6 6 2 6
B (#xx:3 of Rd8)
B (#xx:3 of @Rd16) B (#xx:3 of @aa:8) B( B( B( BC BC BC B B B )
B C (#xx:3 of Rd8)
B C (#xx:3 of @Rd16) B C (#xx:3 of @aa:8) B C( B C( B C( B C (#xx:3 of Rd8) )
B C (#xx:3 of @Rd16) B C (#xx:3 of @aa:8) B C( B C( )
Rev. 4.00, 05/03, page 458 of 562
Addressing Mode/ Instruction Length (bytes)
Operand Size
@ Rn/@Rn+
@(d:16, Rn)
#xx: 8/16
Mnemonic BIOR #xx:3, @aa:8 BXOR #xx:3, Rd BXOR #xx:3, @Rd BXOR #xx:3, @aa:8 BIXOR #xx:3, Rd BIXOR #xx:3, @Rd BIXOR #xx:3, @aa:8 BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVS d:8 BPL d:8 BMI d:8 BGE d:8 BLT d:8 BGT d:8 BLE d:8 JMP @Rn JMP @aa:16 JMP @@aa:8 BSR d:8
Operation
Branching Condition ) C C C C ) ) C C C
@Rn
Condition Code I HNZVC
B C( B C (#xx:3 of Rd8)
Rn
4 2 4 4 2 4 4 2 2
B C (#xx:3 of @Rd16) B C (#xx:3 of @aa:8) BC( BC( BC( PC PC PC+d:8 PC+2 C C Z=0 Z=1 )
If condition is true then PC PC+d:8 else next;
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 4 2 2
C=0 C=1 Z=0 Z=1 V=0 V=1 N=0 N=1 N V=0 N V=1 Z Z (N V) = 0 (N V) = 1
PC PC PC
Rn16 aa:16 @aa:8
SP 2 SP PC @SP PC+d:8 PC
Rev. 4.00, 05/03, page 459 of 562
No. of States
6 2 6 6 2 6 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 6 8 6
@(d:8, PC)
@aa: 8/16
Implied
@@aa
Addressing Mode/ Instruction Length (bytes)
Operand Size
Mnemonic JSR @Rn
Operation SP 2 SP PC @SP PC Rn16 SP 2 SP PC @SP aa:16 PC SP 2 SP @SP PC PC @aa:8 PC @SP SP+2 SP CCR @SP SP+2 SP @SP PC SP+2 SP Transit to sleep mode.
@Rn
Condition Code I HNZVC
2
JSR @aa:16
4
JSR @@aa:8
2
RTS RTE
2 2
10
SLEEP LDC #xx:8, CCR LDC Rs, CCR STC CCR, Rd ANDC #xx:8, CCR ORC #xx:8, CCR XORC #xx:8, CCR NOP EEPMOV
2 2 2 2
B #xx:8 B Rs8 B CCR
CCR CCR Rd8 CCR CCR CCR
B CCR #xx:8 B CCR #xx:8 B CCR #xx:8 PC PC+2
2 2 2 2 4
if R4L 0 Repeat @R5 R5+1 R5 R6+1 R6 R4L 1 R4L Until R4L=0 else next;
(4)
@R6
Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0. (2) If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0. (3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to arithmetic operation. (4) The number of states required for execution is 4n + 9 (n = value of R4L). 4n + 8 for HD64F38024 and H8/38024S Group. (5) Set to 1 if the divisor is negative; otherwise cleared to 0. (6) Set to 1 if the divisor is zero; otherwise cleared to 0.
Rev. 4.00, 05/03, page 460 of 562
No. of States
6 8 8 8 2 2 2 2 2 2 2 2
@ Rn/@Rn+
@(d:16, Rn)
@(d:8, PC)
@aa: 8/16
#xx: 8/16
Implied
@@aa
Rn
A.2
Operation Code Map
Table A.2 is an operation code map. It shows the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).
Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0. Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.
Rev. 4.00, 05/03, page 461 of 562
Table A.2
Low 8 ADD SUB DEC SUBS CMP INC ADDS MOV ADDX SUBX 9 A B C D E
High
0
1
2
3
4
5
6
7
F DAA DAS
0
NOP
SLEEP
STC
LDC
ORC
XORC
ANDC
LDC
SHLL
SHLR
ROTXL
ROTXR
NOT
1
OR
XOR
AND
SHAL
SHAR
ROTL
ROTR
NEG
2
MOV
; ; ; ;; ;
Operation Code Map
BHI BVS JMP MOV* MOV EEPMOV Bit-manipulation instructions BPL BMI BLS BCC BCS BNE BEQ BVC BGE BLT BGT JSR BLE RTS BSR RTE BST BCLR BTST BOR BXOR BAND BIST BLD BIOR BIXOR BIAND BILD ADD ADDX CMP SUBX OR XOR AND MOV
Rev. 4.00, 05/03, page 462 of 562
3
4
BRA
BRN
5
MULXU
DIVXU
6
BSET
BNOT
7
8
9
A
B
C
D
E
F
Note: * The PUSH and POP instructions are identical in machine language to MOV instructions.
A.3
Number of Execution States
The tables here can be used to calculate the number of states required for instruction execution. Table A.4 indicates the number of states required for each cycle (instruction fetch, read/write, etc.), and table A.3 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows: Execution states = I x SI + J x SJ + K x SK + L x SL + M x SM + N x SN Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed. BSET #0, @FF00 From table A.4: I = L = 2, J = K = M = N= 0 From table A.3: SI = 2, SL = 2 Number of states required for execution = 2 x 2 + 2 x 2 = 8 When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area. JSR @@ 30 From table A.4: I = 2, J = K = 1, L = M = N = 0 From table A.3: SI = SJ = SK = 2 Number of states required for execution = 2 x 2 + 1 x 2+ 1 x 2 = 8 Table A.3 Number of Cycles in Each Instruction
Access Location On-Chip Memory SI SJ SK SL SM SN 1 2 or 3* -- 2 On-Chip Peripheral Module --
Execution Status (instruction cycle) Instruction fetch Branch address read Stack operation Byte data access Word data access Internal operation
Note: * Depends on which on-chip module is accessed. See section 2.9.1, Notes on Data Access for details.
Rev. 4.00, 05/03, page 463 of 562
Table A.4
Number of Cycles in Each Instruction
Instruction Fetch I 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 1 2 2 1 2 2 1 2 2 1 1 2 2 2 2 1 1 Branch Stack Addr. Read Operation J K Byte Data Access L Word Data Access M Internal Operation N
Instruction ADD
Mnemonic ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W Rs, Rd
ADDS
ADDS.W #1, Rd ADDS.W #2, Rd
ADDX
ADDX.B #xx:8, Rd ADDX.B Rs, Rd
AND
AND.B #xx:8, Rd AND.B Rs, Rd
ANDC BAND
ANDC #xx:8, CCR BAND #xx:3, Rd BAND #xx:3, @Rd BAND #xx:3, @aa:8
Bcc
BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVS d:8 BPL d:8 BMI d:8 BGE d:8 BLT d:8 BGT d:8 BLE d:8
BCLR
BCLR #xx:3, Rd BCLR #xx:3, @Rd BCLR #xx:3, @aa:8 BCLR Rn, Rd BCLR Rn, @Rd BCLR Rn, @aa:8
BIAND
BIAND #xx:3, Rd BIAND #xx:3, @Rd BIAND #xx:3, @aa:8
Rev. 4.00, 05/03, page 464 of 562
Instruction BILD
Mnemonic BILD #xx:3, Rd BILD #xx:3, @Rd BILD #xx:3, @aa:8
Instruction Fetch I 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 2 1 2 2 1 2 2 1 2
Branch Stack Addr. Read Operation J K
Byte Data Access L
Word Data Access M
Internal Operation N
1 1
BIOR
BIOR #xx:3, Rd BIOR #xx:3, @Rd BIOR #xx:3, @aa:8
1 1
BIST
BIST #xx:3, Rd BIST #xx:3, @Rd BIST #xx:3, @aa:8
2 2
BIXOR
BIXOR #xx:3, Rd BIXOR #xx:3, @Rd BIXOR #xx:3, @aa:8
1 1
BLD
BLD #xx:3, Rd BLD #xx:3, @Rd BLD #xx:3, @aa:8
1 1
BNOT
BNOT #xx:3, Rd BNOT #xx:3, @Rd BNOT #xx:3, @aa:8 BNOT Rn, Rd BNOT Rn, @Rd BNOT Rn, @aa:8
2 2
2 2
BOR
BOR #xx:3, Rd BOR #xx:3, @Rd BOR #xx:3, @aa:8
1 1
BSET
BSET #xx:3, Rd BSET #xx:3, @Rd BSET #xx:3, @aa:8 BSET Rn, Rd BSET Rn, @Rd BSET Rn, @aa:8
2 2
2 2 1
BSR BST
BSR d:8 BST #xx:3, Rd BST #xx:3, @Rd BST #xx:3, @aa:8
2 2
BTST
BTST #xx:3, Rd BTST #xx:3, @Rd BTST #xx:3, @aa:8 BTST Rn, Rd BTST Rn, @Rd
1 1
1
Rev. 4.00, 05/03, page 465 of 562
Instruction BTST BXOR
Mnemonic BTST Rn, @aa:8 BXOR #xx:3, Rd BXOR #xx:3, @Rd BXOR #xx:3, @aa:8
Instruction Fetch I 2 1 2 2 1 1 1 1 1 1 1 2 1 2 2 2 2 2 2 1 1 1 1 1 2 1 1 2 1 2 1 1 2 2 1 1 2 1 2
Branch Stack Addr. Read Operation J K
Byte Data Access L 1
Word Data Access M
Internal Operation N
1 1
CMP
CMP. B #xx:8, Rd CMP. B Rs, Rd CMP.W Rs, Rd
DAA DAS DEC DIVXU EEPMOV INC JMP
DAA.B Rd DAS.B Rd DEC.B Rd DIVXU.B Rs, Rd EEPMOV INC.B Rd JMP @Rn JMP @aa:16 JMP @@aa:8
2n+2 *
12 1*
2 1 1 1 1 1 2 2
JSR
JSR @Rn JSR @aa:16 JSR @@aa:8
LDC
LDC #xx:8, CCR LDC Rs, CCR
MOV
MOV.B #xx:8, Rd MOV.B Rs, Rd MOV.B @Rs, Rd MOV.B @(d:16, Rs), Rd MOV.B @Rs+, Rd MOV.B @aa:8, Rd MOV.B @aa:16, Rd MOV.B Rs, @Rd MOV.B Rs, @(d:16, Rd) MOV.B Rs, @-Rd MOV.B Rs, @aa:8 MOV.B Rs, @aa:16 MOV.W #xx:16, Rd MOV.W Rs, Rd MOV.W @Rs, Rd MOV.W @(d:16, Rs), Rd MOV.W @Rs+, Rd MOV.W @aa:16, Rd
1 1 1 1 1 1 1 1 1 1 2 2
1 1 1 1 2
Note: * n: Initial value in R4L. The source and destination operands are accessed n + 1 times each. Internal operation N is 0 for HD64F38024.
Rev. 4.00, 05/03, page 466 of 562
Instruction MOV
Mnemonic MOV.W Rs, @Rd MOV.W Rs, @(d:16, Rd) MOV.W Rs, @-Rd MOV.W Rs, @aa:16
Instruction Fetch I 1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Branch Stack Addr. Read Operation J K
Byte Data Access L
Word Data Access M 1 1 1 1
Internal Operation N
2
MULXU NEG NOP NOT OR
MULXU.B Rs, Rd NEG.B Rd NOP NOT.B Rd OR.B #xx:8, Rd OR.B Rs, Rd
12
ORC ROTL ROTR ROTXL ROTXR RTE RTS SHAL SHAR SHLL SHLR SLEEP STC SUB
ORC #xx:8, CCR ROTL.B Rd ROTR.B Rd ROTXL.B Rd ROTXR.B Rd RTE RTS SHAL.B Rd SHAR.B Rd SHLL.B Rd SHLR.B Rd SLEEP STC CCR, Rd SUB.B Rs, Rd SUB.W Rs, Rd
2 1
2 2
SUBS
SUBS.W #1, Rd SUBS.W #2, Rd
POP PUSH SUBX
POP Rd PUSH Rs SUBX.B #xx:8, Rd SUBX.B Rs, Rd
1 1
2 2
XOR
XOR.B #xx:8, Rd XOR.B Rs, Rd
XORC
XORC #xx:8, CCR
Rev. 4.00, 05/03, page 467 of 562
Appendix B Internal I/O Registers
B.1 Addresses
Bit Names Bit 7 -- FLER PDWND -- Bit 6 SWE -- -- -- Bit 5 ESU -- -- -- Bit 4 PSU -- -- EB4 Bit 3 EV -- -- EB3 Bit 2 PV -- -- EB2 Bit 1 E -- -- EB1 Bit 0 P -- -- EB0 Module Name ROM
Upper Address: H'F0 Lower Address H'20 H'21 H'22 H'23 H'24 H'25 H'26 H'27 H'28 H'29 H'2A H'2B H'2C H'2D H'2E H'2F FENR FLSHE -- -- -- -- -- -- -- Register Name FLMCR1 FLMCR2 FLPWCR EBR
Rev. 4.00, 05/03, page 468 of 562
Upper Address: H'FF Lower Address H'80 H'81 H'82 H'83 H'84 H'85 H'86 H'87 H'88 H'89 H'8A H'8B H'8C H'8D H'8E H'8F H'90 H'91 H'92 H'93 H'94 H'95 H'96 H'97 H'98 H'99 H'9A H'9B H'9C H'9D H'9E H'9F ECCR ECCSR ECH ECL ACKH1 OVH ECH7 ECL7 ACKH0 OVL ECH6 ECL6 ACKL1 -- ECH5 ECL5 ACKL0 CH2 ECH4 ECL4 PWCK2 CUEH ECH3 ECL3 PWCK1 CUEL ECH2 ECL2 PWCK0 CRCH ECH1 ECL1 -- CRCL ECH0 ECL0 ECPWCRH ECPWCRH7 ECPWCRH6 ECPWCRH5 ECPWCRH4 ECPWCRH3 ECPWCRH2 ECPWCRH1 ECPWCRH0 Asynchronous ECPWCRL ECPWCRL7 ECPWCRL6 ECPWCRL5 ECPWCRL4 ECPWCRL3 ECPWCRL2 ECPWCRL1 ECPWCRL0 event counter ECPWDRH ECPWDRH7 ECPWDRH6 ECPWDRH5 ECPWDRH4 ECPWDRH3 ECPWDRH2 ECPWDRH1 ECPWDRH0 ECPWDRL ECPWDRL7 ECPWDRL6 ECPWDRL5 ECPWDRL4 ECPWDRL3 ECPWDRL2 ECPWDRL1 ECPWDRL0 WEGR SPCR AEGSR WKEGS7 -- AHEGS1 WKEGS6 -- AHEGS0 WKEGS5 SPC32 ALEGS1 WKEGS4 -- ALEGS0 WKEGS3 SCINV3 AIEGS1 WKEGS2 SCINV2 AIEGS0 WKEGS1 -- ECPWME WKEGS0 -- -- System control SCI3 Asynchronous event counter Register Name Bit Names Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Module Name
Rev. 4.00, 05/03, page 469 of 562
Upper Address: H'FF Lower Address H'A0 H'A1 H'A2 H'A3 H'A4 H'A5 H'A6 H'A7 H'A8 H'A9 H'AA H'AB H'AC H''AD H'AE H'AF H'B0 H'B1 H'B2 H'B3 H'B4 H'B5 H'B6 H'B7 H'B8 H'B9 H'BA H'BB H'BC H'BD H'BE H'BF TMA TCA TCSRW TCW TMC TCC/TLC TCRF TCSRF TCFH TCFL OCRFH OCRFL TMG ICRGF ICRGR -- TCA7 B6WI TCW7 TMC7 -- TCA6 TCWE TCW6 TMC6 -- TCA5 B4WI TCW5 TMC5 -- TCA4 TCSRWE TCW4 _ TMA3 TCA3 B2WI TCW3 _ TMA2 TCA2 WDON TCW2 TMC2 TMA1 TCA1 BOWI TCW1 TMC1 TMA0 TCA0 WRST TCW0 TMC0 Watchdog timer Timer C Timer A SMR BRR SCR3 TDR SSR RDR COM BRR7 TIE TDR7 TDRE RDR7 CHR BRR6 RIE TDR6 RDRF RDR6 PE BRR5 TE TDR5 OER RDR5 PM BRR4 RE TDR4 FER RDR4 STOP BRR3 MPIE TDR3 PER RDR3 MP BRR2 TEIE TDR2 TEND RDR2 CKS1 BRR1 CKE1 TDR1 MPBR RDR1 CKS0 BRR0 CKE0 TDR0 MPBT RDR0 SCI3 Register Name Bit Names Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Module Name
TCC7/TLC7 TCC6/TLC6 TCC5/TLC5 TCC4/TLC4 TCC3/TLC3 TCC2/TLC2 TCC1/TLC1 TCC0/TLC0 TOLH OVFH TCFH7 TCFL7 OCRFH7 OCRFL7 OVFH ICRGF7 ICRGR7 CKSH2 CMFH TCFH6 TCFL6 OCRFH6 OCRFL6 OVFL ICRGF6 ICRGR6 CKSH1 OVIEH TCFH5 TCFL5 OCRFH5 OCRFL5 OVIE ICRGF5 ICRGR5 CKSH0 CCLRH TCFH4 TCFL4 OCRFH4 OCRFL4 IIEGS ICRGF4 ICRGR4 TOLL OVFL TCFH3 TCFL3 OCRFH3 OCRFL3 CCLR1 ICRGF3 ICRGR3 CKSL2 CMFL TCFH2 TCFL2 OCRFH2 OCRFL2 CCLR0 ICRGF2 ICRGR2 CKSL1 OVIEL TCFH1 TCFL1 OCRFH1 OCRFL1 CKS1 ICRGF1 ICRGR1 CKSL0 CCLRL TCFH0 TCFL0 OCRFH0 OCRFL0 CKS0 ICRGF0 ICRGR0 Timer G Timer F
Rev. 4.00, 05/03, page 470 of 562
Upper Address: H'FF Lower Address H'C0 H'C1 H'C2 H'C3 H'C4 H'C5 H'C6 H'C7 H'C8 H'C9 H'CA H'CB H'CC H'CD H'CE H'CF H'D0 H'D1 H'D2 H'D3 H'D4 H'D5 H'D6 H'D7 H'D8 H'D9 H'DA H'DB H'DC H'DD H'DE H'DF PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDR9 PDRA PDRB P37 -- P57 P67 P77 P87 -- -- PB7 P36 -- P56 P66 P76 P86 -- -- PB6 P35 -- P55 P65 P75 P85 P95 -- PB5 P34 -- P54 P64 P74 P84 P94 -- PB4 P33 P43 P53 P63 P73 P83 P93 PA3 PB3 P32 P42 P52 P62 P72 P82 P92 PA2 PB2 P31 P41 P51 P61 P71 P81 P91 PA1 PB1 P30 P40 P50 P60 P70 P80 P90 PA0 PB0 PDR1 P17 P16 -- P14 P13 -- -- -- I/O port PMR5 PWCR2 PWDRU2 PWDRL2 PWCR1 PWDRU1 PWDRL1 WKP7 -- -- PWDRL27 -- -- PWDRL17 WKP6 -- -- PWDRL26 -- -- PWDRL16 WKP5 -- -- PWDRL25 -- -- PWDRL15 WKP4 -- -- PWDRL24 -- -- PWDRL14 WKP3 -- -- PWDRL23 -- -- PWDRL13 WKP2 -- -- PWDRL22 -- -- PWDRL12 WKP1 PWCR21 PWDRU21 PWDRL21 PWCR11 PWDRU11 PWDRL11 WKP0 PWCR20 PWDRU20 PWDRL20 PWCR10 PWDRU10 PWDRL10 10 bit PWM1 10 bit PWM2 ADRRH ADRRL AMR ADSR PMR1 PMR2 PMR3 ADR9 ADR1 CKS ADSF IRQ3 -- AEVL ADR8 ADR0 TRGE -- -- -- AEVH ADR7 -- -- -- -- POF1 -- ADR6 -- -- -- IRQ4 -- -- ADR5 -- CH3 -- TMIG -- -- ADR4 -- CH2 -- -- WDCKS TMOFH ADR3 -- CH1 -- -- NCS TMOFL ADR2 -- CH0 -- -- IRQ0 UD I/O port A/D converter Register Name LPCR LCR LCR2 Bit Names Bit 7 DTS1 -- LCDAB Bit 6 DTS0 PSW -- Bit 5 CMX ACT -- Bit 4 -- DISP -- Bit 3 SGS3 CKS3 -- Bit 2 SGS2 CKS2 -- Bit 1 SGS1 CKS1 -- Bit 0 SGS0 CKS0 -- Module Name LCD controller/ driver
Rev. 4.00, 05/03, page 471 of 562
Upper Address: H'FF Lower Address H'E0 H'E1 H'E2 H'E3 H'E4 H'E5 H'E6 H'E7 H'E8 H'E9 H'EA H'EB H'EC H'ED H'EE H'EF H'F0 H'F1 H'F2 H'F3 H'F4 H'F5 H'F6 H'F7 H'F8 H'F9 H'FA H'FB H'FC H'FD H'FE H'FF
Legend SCI: Serial Communication Interface
Register Name PUCR1 PUCR3 PUCR5 PUCR6 PCR1
Bit Names Bit 7 PUCR17 PUCR37 PUCR57 PUCR67 PCR17 Bit 6 PUCR16 PUCR36 PUCR56 PUCR66 PCR16 Bit 5 -- PUCR35 PUCR55 PUCR65 -- Bit 4 PUCR14 PUCR34 PUCR54 PUCR64 PCR14 Bit 3 PUCR13 PUCR33 PUCR53 PUCR63 PCR13 Bit 2 -- PUCR32 PUCR52 PUCR62 -- Bit 1 -- PUCR31 PUCR51 PUCR61 -- Bit 0 -- PUCR30 PUCR50 PUCR60 -- Module Name I/O port
PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PMR9 PCRA PMRB
PCR37 -- PCR57 PCR67 PCR77 PCR87 -- -- --
PCR36 -- PCR56 PCR66 PCR76 PCR86 -- -- --
PCR35 -- PCR55 PCR65 PCR75 PCR85 -- -- --
PCR34 -- PCR54 PCR64 PCR74 PCR84 -- -- --
PCR33 -- PCR53 PCR63 PCR73 PCR83 PIOFF PCRA3 IRQ1
PCR32 PCR42 PCR52 PCR62 PCR72 PCR82 -- PCRA2 --
PCR31 PCR41 PCR51 PCR61 PCR71 PCR81 PWM2 PCRA1 --
PCR30 PCR40 PCR50 PCR60 PCR70 PCR80 PWM1 PCRA0 --
SYSCR1 SYSCR2 IEGR IENR1 IENR2
SSBY -- -- IENTA IENDT
STS2 -- -- -- IENAD
STS1 -- -- IENWP --
STS0 NESEL IEG4 IEN4 IENTG
LSON DTON IEG3 IEN3 IENTFH
-- MSON -- IENEC2 IENTFL
MA1 SA1 IEG1 IEN1 IENTC
MA0 SA0 IEG0 IEN0 IENEC
System control
IRR1 IRR2
IRRTA IRRDT
-- IRRAD
-- --
IRRI4 IRRTG
IRRI3 IRRTFH
IRREC2 IRRTFL
IRRI1 IRRTC
IRRI0 IRREC
IWPR CKSTPR1 CKSTPR2
IWPF7 -- --
IWPF6 -- --
IWPF5
IWPF4
IWPF3 TGCKSTP
IWPF2 TFCKSTP
IWPF1 TCCKSTP
IWPF0 TACKSTP
System control
S32CKSTP ADCKSTP --
PW2CKSTP AECKSTP
WDCKSTP PW1CKSTP LDCKSTP
Rev. 4.00, 05/03, page 472 of 562
B.2
Functions
Register name Register acronym TCRF Bit numbers
Bit 7 TOLH Initial value 0 W R/W 6 5 4 3 TOLL 0 W 2 1 0
Address to which the register is mapped. When displayed with two-digit number, this indicates the lower address, and the upper address is HFF. Timer Control Register F H'B6 Timer F
Name of on-chip supporting module
Initial bit values Dashes ( ) indicate undefined bits. Possible types of access
R W Read only Write only See relevant register description
CKSH2 CKSH1 CKSH0 0 W 0 W 0 W
CKSL2 CKSL1 CKSL0 0 W 0 W 0 W
Names of the bits. Dashes ( ) indicate reserved bits.
Clock select L
0 1 1 1 1 * 0 0 1 1 * 0 1 0 1
R/W Read and write
Counts on external event (TMIF) rising/ falling edge Internal clock: Internal clock: Internal clock: Internal clock: /32 /16 /4 w/4
Full name of bit
Toggle output level L
0 1
Set to low level Set to high level
Descriptions of bit settings
Clock select H * * 0 0 0 1 1 0 1 0 1 1 1 1 1 Toggle output level H
0 1
16-bit mode, counts on TCFL overflow signal Internal clock: /32 Internal clock: /16 Internal clock: /4 Internal clock: w/4
* Don't care
Set to low level Set to high level
Rev. 4.00, 05/03, page 473 of 562
FLMCR1--Flash memory control register 1
Bit Initial value Read/Write 7 0 6 SWE 0 R/W 5 ESU 0 R/W 4 PSU 0 R/W 3 EV 0
H'F020
2 PV 0 R/W 1 E 0 R/W
Flash memory
0 P 0 R/W
R/W
Program 0 1 Program mode cleared (initial value) Transition to program mode [Setting condition] When SWE = 1 and PSU = 1
Erase 0 1 Erase mode cleared (initial value) Transition to erase mode [Setting condition] When SWE = 1 and ESU = 1
Program-Verify 0 1 Program-verify mode cleared (initial value) Transition to program-verify mode [Setting condition] When SWE = 1
Erase-Verify 0 1 Erase-verify mode cleared (initial value) Transition to erase-verify mode [Setting condition] When SWE = 1
Program-Setup 0 1 Program-setup cleared (initial value) Program setup [Setting condition] When SWE = 1
Erase-Setup 0 1 Erase-setup cleared (initial value) Erase setup [Setting condition] When SWE = 1
Software write enable bit 0 1 Writing/erasing disabled (initial value) Writing/erasing enabled
Rev. 4.00, 05/03, page 474 of 562
FLMCR2--Flash memory control register 2
Bit Initial value Read/Write 7 FLER 0 R 0 0 0 0 6 5 4 3
H'F021
2 0 1 0
Flash memory
0 0
Flash memory error Note: A write to FLMCR2 is prohibited.
FLPWCR--Flash memory power control register
Bit Initial value Read/Write 7 PDWND 0 R/W 0 0 0 0 6 5 4 3
H'F022
2 0 1 0
Flash memory
0 0
Power-down disable 0 When the system transits to sub-active mode, the flash memory changes to low-power mode 1 When the system transits to sub-active mode, the flash memory changes to normal mode
Rev. 4.00, 05/03, page 475 of 562
EBR--Erase block register
Bit Initial value Read/Write 7 0 6 0 5 0 4 EB4 0 R/W 3 EB3 0
H'F023
2 EB2 0 R/W 1 EB1 0 R/W
Flash memory
0 EB0 0 R/W
R/W
Blocks 4 to 0 0 When a block of EB4 to EB0 is not selected (initial value) 1 When a block of EB4 to EB0 is selected Note: Set the bit of EBR to H'00 when erasing.
FENR--Flash memory enable register
Bit Initial value Read/Write 7 FLSHE 0 R/W 0 0 0 0 6 5 4 3
H'F02B
2 0 1 0
Flash memory
0 0
Flash memory control register enable 0 The flash memory control register cannot be accessed 1 The flash memory control register can be accessed
Rev. 4.00, 05/03, page 476 of 562
ECPWCRH--Event Counter PWM Compare Register H H'8C
Bit 7 6 5 4 3 2 1 0
AEC
ECPWCRH7 ECPWCRH6 ECPWCRH5 ECPWCRH4 ECPWCRH3 ECPWCRH2 ECPWCRH1 ECPWCRH0 Initial value R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W
Sets event counter PWM waveform conversion period
ECPWCRL--Event Counter PWM Compare Register L
Bit 7 6 5 4 3
H'8D
2 1 0
AEC
ECPWCRL7 ECPWCRL6 ECPWCRL5 ECPWCRL4 ECPWCRL3 ECPWCRL2 ECPWCRL1 ECPWCRL0 Initial value R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W
Sets event counter PWM waveform conversion period
ECPWDRH--Event Counter PWM Data Register H
Bit 7 6 5 4 3
H'8E
2 1 0
AEC
ECPWDRH7 ECPWDRH6 ECPWDRH5 ECPWDRH4 ECPWDRH3 ECPWDRH2 ECPWDRH1 ECPWDRH0 Initial value R/W 0 W 0 W 0 W 0 W 0 W 0 W 0 W 0 W
Controls event counter PWM waveform generator data
ECPWDRL--Event Counter PWM Data Register L
Bit 7 6 5 4 3
H'8F
2 1 0
AEC
ECPWDRL7 ECPWDRL6 ECPWDRL5 ECPWDRL4 ECPWDRL3 ECPWDRL2 ECPWDRL1 ECPWDRL0 Initial value R/W 0 W 0 W 0 W 0 W 0 W 0 W 0 W 0 W
Controls event counter PWM waveform generator data
Rev. 4.00, 05/03, page 477 of 562
WEGR--Wakeup Edge Select Register
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W
H'90
2 0 R/W 1 0 R/W
System control
0 0 R/W
WKEGS7 WKEGS6 WKEGS5 WKEGS4 WKEGS3 WKEGS2 WKEGS1 WKEGS0
WKPn edge selected 0 1 pin falling edge detected pin rising edge detected (n = 7 to 0)
Rev. 4.00, 05/03, page 478 of 562
SPCR--Serial Port Control Register
Bit Initial value Read/Write 7 1 6 1 5 SPC32 0 R/W W 4 3 0 R/W
H'91
2 0 R/W W W 1 0
SCI3
SCINV3 SCINV2
RXD32 pin input data inversion switch 0 1 RXD32 input data is not inverted RXD32 input data is inverted
TXD32 pin output data inversion switch 0 1 TXD32 output data is not inverted TXD32 output data is inverted
P42/TXD32pin function switch 0 1 Function as P42 I/O pin Function as TXD32 output pin
Rev. 4.00, 05/03, page 479 of 562
AEGSR--Input Pin Edge Selection Register
Bit 7 6 5 4 3
H'92
2 1 0
AEC
AHEGS1 AHEGS0 ALEGS1 ALEGS0 AIEGS1 Initial value Read/Write 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W
AIEGS0 ECPWME 0 R/W 0 R/W 0 R/W
Event counter PWM enable/disable, IRQAEC select/deselect 0 1 AEC PWM halted, IRQAEC selected AEC PWM operation enabled, IRQAEC deselected
IRQAEC edge select Bit 3 Bit 2 Description AIEGS1 AIEGS0 Falling edge on IRQAEC pin is sensed 0 0 Rising edge on IRQAEC pin is sensed 0 1 Both edges on IRQAEC pin are sensed 1 0 Use prohibited 1 1 AEC edge select L Bit 5 Bit 4 ALEGS1 ALEGS0 0 0 0 1 1 0 1 1 AEC edge select H Bit 7 Bit 6 AHEGS1 AHEGS0 0 0 0 1 1 0 1 1 Description Falling edge on AEVH pin is sensed Rising edge on AEVH pin is sensed Both edges on AEVH pin are sensed Use prohibited Description Falling edge on AEVL pin is sensed Rising edge on AEVL pin is sensed Both edges on AEVL pin are sensed Use prohibited
Rev. 4.00, 05/03, page 480 of 562
ECCR--Event Counter Control Register
Bit 7 ACKH1 Initial value Read/Write 0 R/W 6 ACKH0 0 R/W 5 ACKL1 0 R/W 4 ACKL0 0 R/W 3
H'94
2 1 0
AEC
PWCK2 PWCK1 PWCK0 0 R/W 0 R/W 0 R/W 0 R/W
Event counter PWM clock select Bit 3 Bit 2 Bit 1 PWCK2 PWCK1 PWCK0 0 0 0 /2 0 0 1 /4 0 1 0 /8 0 1 1 /16 1 * 0 /32 1 * 1 /64 AEC clock select L Bit 5 Bit 4 Description ACKL1 ACKL0 AEVL pin input 0 0 /2 0 1 /4 1 0 /8 1 1 AEC clock select H Bit 7 Bit 6 Description ACKH1 ACKH0 AEVH pin input 0 0 /2 0 1 /4 1 0 /8 1 1
Description
*: Don't care
Rev. 4.00, 05/03, page 481 of 562
ECCSR--Event counter control/status register
Bit Initial value Read/Write 7 OVH 0 R/W 6 OVL 0 R/W 0 R/W 5 4 CH2 0 R/W 3
H'95
2 CUEL 0 R/W 1 CRCH 0 R/W 0 CRCL 0 R/W
AEC
CUEH 0 R/W
Counter reset control L 0 ECL is reset 1 ECL reset is cleared and count-up function is enabled Counter reset control H 0 ECH is reset 1 ECH reset is cleared and count-up function is enabled Count-up enable L 0 ECL event clock input is disabled. ECL value is held 1 ECL event clock input is enabled Count-up enable H 0 ECH event clock input is disabled. ECH value is held 1 ECH event clock input is enabled Channel select 0 ECH and ECL are used together as a singlechannel 16-bit event counter 1 ECH and ECL are used as two independent 8-bit event counter channels
Counter overflow L 0 ECL has not overflowed 1 ECL has overflowed Counter overflow H 0 ECH has not overflowed 1 ECH has overflowed
Rev. 4.00, 05/03, page 482 of 562
ECH--Event counter H
Bit Initial value Read/Write 7 ECH7 0 R 6 ECH6 0 R 5 ECH5 0 R 4 ECH4 0 R 3 ECH3 0 R
H'96
2 ECH2 0 R 1 ECH1 0 R 0 ECH0 0 R
AEC
Count value Note: ECH and ECL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (EC).
ECL--Event counter L
Bit Initial value Read/Write 7 ECL7 0 R 6 ECL6 0 R 5 ECL5 0 R 4 ECL4 0 R 3 ECL3 0 R
H'97
2 ECL2 0 R 1 ECL1 0 R 0 ECL0 0 R
AEC
Count value Note: ECH and ECL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (EC).
Rev. 4.00, 05/03, page 483 of 562
SMR--Serial mode register
Bit Initial value Read/Write 7 COM 0 R/W 6 CHR 0 R/W 5 PE 0 R/W 4 PM 0 R/W 3 STOP 0 R/W
H'A8
2 MP 0 R/W 1 CKS1 0 R/W 0 CKS0 0 R/W
SCI3
Clock select clock 00 01 w/2 clock /16 clock 10 /64 clock 11 Multiprocessor mode 0 Multiprocessor communication function disabled 1 Multiprocessor communication function enabled Stop bit length 0 1 stop bit 1 2 stop bits Parity mode 0 Even parity 1 Odd parity Parity enable 0 Parity bit addition and checking disabled 1 Parity bit addition and checking enabled Character length 0 8-bit data/5-bit data 1 7-bit data/5-bit data Communication mode 0 Asynchronous mode 1 Synchronous mode
Rev. 4.00, 05/03, page 484 of 562
BRR--Bit rate register
Bit Initial value Read/Write 7 BRR7 1 R/W 6 BRR6 1 R/W 5 BRR5 1 R/W 4 BRR4 1 R/W 3 BRR3 1 R/W
H'A9
2 BRR2 1 R/W 1 BRR1 1 R/W 0 BRR0 1 R/W
SCI3
Serial transmit/receive bit rate
Rev. 4.00, 05/03, page 485 of 562
SCR3--Serial control register3
Bit Initial value Read/Write 7 TIE 0 R/W 6 RIE 0 R/W 5 TE 0 R/W 4 RE 0 R/W 3 MPIE 0 R/W
H'AA
2 TEIE 0 R/W 1 CKE1 0 R/W 0 CKE0 0 R/W
SCI3
Clock enable Bit 1 CKE1 0 0 1 1 Bit 0 CKE0 0 1 0 1 Communication Mode Asynchronous Synchronous Asynchronous Synchronous Asynchronous Synchronous Asynchronous Synchronous Description Clock Source SCK32 Pin Function I/O port Internal clock Serial clock output Internal clock Clock output Internal clock Reserved (Do not specify this combination) Clock input External clock Serial clock input External clock Reserved (Do not specify this combination) Reserved (Do not specify this combination)
Transmit end interrupt enable 0 1 Transmit end interrupt request (TEI) disabled Transmit end interrupt request (TEI) enabled
Multiprocessor interrupt enable 0 Multiprocessor interrupt request disabled (normal receive operation) [Clearing condition] When data is received in which the multiprocessor bit is set to 1 Multiprocessor interrupt request enabled The receive interrupt request (RXI), receive error interrupt request (ERI), and setting of the RDRF, FER, and OER flags in the serial status register (SSR), are disabled until data with the multiprocessor bit set to 1 is received.
1
Receive enable 0 1 Receive operation disabled (RXD32 pin is I/O port) Receive operation enabled (RXD32 pin is receive data pin)
Transmit enable 0 1 Transmit operation disabled (TXD32 pin is I/O port) Transmit operation enabled (TXD32 pin is transmit data pin)
Receive interrupt enable 0 1 Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled
Transmit interrupt enable Transmit data empty interrupt request (TXI) disabled 0 1 Transmit data empty interrupt request (TXI) enabled
Rev. 4.00, 05/03, page 486 of 562
TDR--Transmit data register
Bit Initial value Read/Write 7 TDR7 1 R/W 6 TDR6 1 R/W 5 TDR5 1 R/W 4 TDR4 1 R/W 3 TDR3 1 R/W
H'AB
2 TDR2 1 R/W 1 TDR1 1 R/W 0 TDR0 1 R/W
SCI3
Data for transfer to TSR
Rev. 4.00, 05/03, page 487 of 562
SSR--Serial status register
Bit Initial value Read/Write 7 TDRE 1 R/(W)* 6 RDRF 0 R/(W)* 5 OER 0 R/(W)* 4 FER 0 R/(W)* 3 PER 0
H'AC
2 TEND 1 R 1 MPBR 0 R 0 MPBT 0 R/W
SCI3
R/(W)*
Multiprocessor bit transfer 0 1 A 0 multiprocessor bit is transmitted A 1 multiprocessor bit is transmitted
Multiprocessor bit receive 0 1 0 Data in which the multiprocessor bit is 0 has been received Data in which the multiprocessor bit is 1 has been received Transmission in progress [Clearing conditions] * After reading TDRE = 1, cleared by writing 0 to TDRE * When data is written to TDR by an instruction Transmission ended [Setting conditions] * When bit TE in serial control register3 (SCR3) is cleared to 0 * When bit TDRE is set to 1 when the last bit of a transmit character is sent
Transmit end
1
Parity error 0 1 Reception in progress or completed normally [Clearing condition] After reading PER = 1, cleared by writing 0 to PER A parity error has occurred during reception [Setting condition] When the number of 1 bits in the receive data plus parity bit does not match the parity designated by the parity mode bit (PM) in the serial mode register (SMR) Reception in progress or completed normally [Clearing condition] After reading FER = 1, cleared by writing 0 to FER A framing error has occurred during reception [Setting condition] When the stop bit at the end of the receive data is checked for a value of 1 at completion of reception, and the stop bit is 0 Reception in progress or completed [Clearing condition] After reading OER = 1, cleared by writing 0 to OER An overrun error has occurred during reception [Setting condition] When the next serial reception is completed with RDRF set to 1
Framing error 0 1
Overrun error 0 1
Receive data register full 0 There is no receive data in RDR [Clearing conditions] * After reading RDRF = 1, cleared by writing 0 to RDRF * When RDR data is read by an instruction There is receive data in RDR [Setting condition] When reception ends normally and receive data is transferred from RSR to RDR
1
Transmit data register empty 0 Transmit data written in TDR has not been transferred to TSR [Clearing conditions] * After reading TDRE = 1, cleared by writing 0 to TDRE * When data is written to TDR by an instruction Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR [Setting conditions] * When bit TE in serial control register3 (SCR3) is cleared to 0 * When data is transferred from TDR to TSR
1
Note: * Only a write of 0 for flag clearing is possible.
Rev. 4.00, 05/03, page 488 of 562
RDR--Receive data register
Bit Initial value Read/Write 7 RDR7 0 R 6 RDR6 0 R 5 RDR5 0 R 4 RDR4 0 R 3 RDR3 0 R
H'AD
2 RDR2 0 R 1 RDR1 0 R 0 RDR0 0 R
SCI3
Serial receiving data are stored
TMA--Timer mode register A
Bit Initial value Read/Write W W W 7 6 5 4 1 3 TMA3 0 R/W
H'B0
2 TMA2 0 R/W 1 TMA1 0 R/W
Timer A
0 TMA0 0 R/W
Internal clock select Prescaler and Divider Ratio TMA3 TMA2 TMA1 TMA0 or Overflow Period 0 0 0 0 PSS /8192 1 PSS /4096 PSS 1 0 /2048 PSS 1 /512 1 0 0 PSS /256 1 PSS /128 1 0 PSS /32 1 PSS /8 0 0 0 1s 1 PSW 1 0.5 s PSW 0.25 s 1 0 PSW 0.03125 s 1 PSW 1 0 0 PSW and TCA are reset 1 1 0 1 Function Interval timer
Clock time base (when using 32.768 kHz)
Rev. 4.00, 05/03, page 489 of 562
TCA--Timer counter A
Bit Initial value Read/Write 7 TCA7 0 R 6 TCA6 0 R 5 TCA5 0 R 4 TCA4 0 R 3 TCA3 0 R
H'B1
2 TCA2 0 R 1 TCA1 0 R
Timer A
0 TCA0 0 R
Count value
Rev. 4.00, 05/03, page 490 of 562
TCSRW--Timer control/status register W
Bit Initial value Read/Write 7 B6WI 1 R 6 TCWE 0 R/(W)* 5 B4WI 1 R 4 TCSRWE 0 R/(W)* 3
H'B2
2 WDON 0 R/(W)*
Watchdog timer
1 BOWI 1 R 0 WRST 0 R/(W)*
B2WI 1 R
Watchdog timer reset 0 Clearing conditions: Reset by pin When TCSRWE = 1, and 0 is written in both B0WI and WRST Setting condition: When TCW overflows and an internal reset signal is generated
1
Bit 0 write inhibit 0 1 Bit 0 is write-enabled Bit 0 is write-disabled
Watchdog timer on 0 Watchdog timer operation is disabled Clearing conditions: Reset, or 0 is written in both B2WI and WDON while TCSRWE = 1 Watchdog timer operation is enabled Setting condition: 0 is written in B2WI and 1 is written in WDON while TCSRWE = 1
1
Bit 2 write inhibit 0 1 Bit 2 is write-enabled Bit 2 is write-disabled
Timer control/status register W write enable 0 1 Bit 4 write inhibit 0 1 Bit 4 is write-enabled Bit 4 is write-disabled Data cannot be written to bits 2 and 0 Data can be written to bits 2 and 0
Timer counter W write enable 0 1 8-bit data cannot be written to TCW 8-bit data can be written to TCW
Bit 6 write inhibit 0 1 Bit 6 is write-enabled Bit 6 is write-disabled
Note: * Write is permitted only under certain conditions.
Rev. 4.00, 05/03, page 491 of 562
TCW--Timer counter W
Bit Initial value Read/Write 7 TCW7 0 R/W 6 TCW6 0 R/W 5 TCW5 0 R/W 4 TCW4 0 R/W 3
H'B3
2 TCW2 0 R/W
Watchdog timer
1 TCW1 0 R/W 0 TCW0 0 R/W
TCW3 0 R/W
Count value
TMC--Timer mode register C
Bit Initial value Read/Write 7 TMC7 0 R/W 6 TMC6 0 R/W 5 TMC5 0 R/W 1 1 4 3
H'B4
2 TMC2 0 R/W Clock select 1 TMC1 0 R/W
Timer C
0 TMC0 0 R/W
0 0 0 Internal clock: /8192 1 Internal clock: /2048 1 0 Internal clock: /512 1 Internal clock: /64 1 0 0 Internal clock: /16 1 Internal clock: /4 1 0 Internal clock:
W/4
1 External event (TMIC): rising or falling edge Counter up/down control 0 0 TCC is an up-counter 0 1 TCC is a down-counter 1 * Hardware control of TCC up/down operation by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter *: Don't care Auto-reload function select 0 Interval timer function selected 1 Auto-reload function selected
Rev. 4.00, 05/03, page 492 of 562
TCC--Timer counter C
Bit Initial value Read/Write 7 TCC7 0 R 6 TCC6 0 R 5 TCC5 0 R 4 TCC4 0 R 3
H'B5
2 TCC2 0 R 1 TCC1 0 R
Timer C
0 TCC0 0 R
TCC3 0 R
Count value Note: TCC is allocated to the same address as TLC. In a read, the TCC value is returned.
TLC--Timer load register C
Bit Initial value Read/Write 7 TLC7 0 W 6 TLC6 0 W 5 TLC5 0 W 4 TLC4 0 W 3
H'B5
2 TLC2 0 W 1 TLC1 0 W
Timer C
0 TLC0 0 W
TLC3 0 W
Reload value Note: TLC is allocated to the same address as TCC. In a write, the value is written to TLC.
Rev. 4.00, 05/03, page 493 of 562
TCRF--Timer control register F
Bit Initial value Read/Write 7 TOLH 0 W 6 CKSH2 0 W 5 CKSH1 0 W 4 CKSH0 0 W 3 TOLL 0 W
H'B6
2 CKSL2 0 W 1 CKSL1 0 W 0
Timer F
CKSL0 0 W
Clock select L 0 Except for 11 0 1 1 1 1 Toggle output level L 0 1 Clock select H 0 Except for 11 0 1 1 1 1 Toggle output level H 0 1 Low level High level 1 0 0 1 1 1 0 1 0 1 16-bit mode, counting on TCFL overflow signal Do not specify this combination Internal clock /32 Internal clock /16 Internal clock /4 Internal clock w/4 Low level High level 1 0 0 1 1 1 0 1 0 1 Counting on external event (TMIF) rising/falling edge Do not specify this combination Internal clock /32 Internal clock /16 Internal clock /4 Internal clock w/4
Rev. 4.00, 05/03, page 494 of 562
TCSRF--Timer control/status register F
Bit Initial value Read/Write 7 OVFH 0 R/(W)* 6 CMFH 0 R/(W)* 5 OVIEH 0 R/W 4 CCLRH 0 R/W 3 OVFL 0
H'B7
2 CMFL 0 R/(W)* 1 OVIEL 0 R/W 0
Timer F
CCLRL 0 R/W
R/(W)*
Counter clear L 0 1 TCFL clearing by compare match is disabled TCFL clearing by compare match is enabled
Timer overflow interrupt enable L 0 1 TCFL overflow interrupt request is disabled TCFL overflow interrupt request is enabled
Compare match flag L 0 1 Clearing condition: After reading CMFL = 1, cleared by writing 0 to CMFL Setting condition: Set when the TCFL value matches the OCRFL value
Timer overflow flag L 0 1 Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL Setting condition: Set when TCFL overflows from H'FF to H'00
Counter clear H 0 1 16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled 16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled
Timer overflow interrupt enable H 0 1 TCFH overflow interrupt request is disabled TCFH overflow interrupt request is enabled
Compare match flag H 0 1 Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH Setting condition: Set when the TCFH value matches the OCRFH value
Timer overflow flag H 0 1 Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH Setting condition: Set when TCFH overflows from H'FF to H'00
Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.
Rev. 4.00, 05/03, page 495 of 562
TCFH--8-bit timer counter FH
Bit Initial value Read/Write 7 TCFH7 0 R/W 6 TCFH6 0 R/W 5 TCFH5 0 R/W 4 TCFH4 0 R/W 3
H'B8
2 TCFH2 0 R/W 1 TCFH1 0 R/W 0
Timer F
TCFH3 0 R/W
TCFH0 0 R/W
Count value Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).
TCFL--8-bit timer counter FL
Bit Initial value Read/Write 7 TCFL7 0 R/W 6 TCFL6 0 R/W 5 TCFL5 0 R/W 4 TCFL4 0 R/W 3
H'B9
2 TCFL2 0 R/W 1 TCFL1 0 R/W 0
Timer F
TCFL3 0 R/W
TCFL0 0 R/W
Count value Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).
OCRFH--Output compare register FH
Bit Initial value Read/Write 7 1 R/W 6 1 R/W 5 1 R/W 4 1 R/W 3 1 R/W
H'BA
2 1 R/W 1 1 R/W 0 1
Timer F
OCRFH7 OCRFH6 OCRFH5 OCRFH4 OCRFH3 OCRFH2 OCRFH1 OCRFH0 R/W
Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).
Rev. 4.00, 05/03, page 496 of 562
OCRFL--Output compare register FL
Bit Initial value Read/Write 7 1 R/W 6 1 R/W 5 1 R/W 4 1 R/W 3 1 R/W
H'BB
2 1 R/W 1 1 R/W 0 1
Timer F
OCRFL7 OCRFL6 OCRFL5 OCRFL4 OCRFL3 OCRFL2 OCRFL1 OCRFL0 R/W
Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).
Rev. 4.00, 05/03, page 497 of 562
TMG--Timer mode register G
Bit Initial value Read/Write 7 OVFH 0 R/(W)* 6 OVFL 0 R/(W)* 5 OVIE 0 R/W 4 IIEGS 0 R/W 3
H'BC
2 CCLR0 0 R/W 1 CKS1 0 R/W
Timer G
0 CKS0 0 R/W
CCLR1 0 R/W
Clock select 0 0 Internal clock: counting on /64 1 Internal clock: counting on /32 1 0 Internal clock: counting on /2 1 Internal clock: counting on Counter clear 0 0 TCG clearing is disabled 1 TCG cleared by falling edge of input capture input signal 1 0 TCG cleared by rising edge of input capture input signal 1 TCG cleared by both edges of input capture input signal Input capture interrupt edge select 0 Interrupt generated on rising edge of input capture input signal 1 Interrupt generated on falling edge of input capture input signal Timer overflow interrupt enable 0 TCG overflow interrupt request is disabled 1 TCG overflow interrupt request is enabled Timer overflow flag L 0 Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL 1 Setting condition: Set when TCG overflows from H'FF to H'00 Timer overflow flag H 0 Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH 1 Setting condition: Set when TCG overflows from H'FF to H'00 Note: * Bits 7 and 6 can only be written with 0, for flag clearing.
W/4
Rev. 4.00, 05/03, page 498 of 562
ICRGF--Input capture register GF
Bit Initial value Read/Write 7 0 R 6 0 R 5 0 R 4 0 R 3 0 R
H'BD
2 0 R 1 0 R
Timer G
0 0 R
ICRGF7 ICRGF6 ICRGF5 ICRGF4 ICRGF3 ICRGF2 ICRGF1 ICRGF0
Stores TCG value at falling edge of input capture signal
ICRGR--Input capture register GR
Bit Initial value Read/Write 7 0 R 6 0 R 5 0 R 4 0 R 3 0 R
H'BE
2 0 R 1 0 R
Timer G
0 0 R
ICRGR7 ICRGR6 ICRGR5 ICRGR4 ICRGR3 ICRGR2 ICRGR1 ICRGR0
Stores TCG value at rising edge of input capture signal
Rev. 4.00, 05/03, page 499 of 562
LPCR--LCD port control register
Bit Initial value Read/Write 7 DTS1 0 R/W 6 DTS0 0 R/W 5 CMX 0 R/W W 4
H'C0
3 SGS3 0 R/W 2
LCD controller/driver
1 SGS1 0 R/W 0 SGS0 0 R/W
SGS2 0 R/W
Segment driver select Bit 3 Bit 2 Bit 1 Bit 0 Function of Pins SEG32 to SEG1 Note (Initial value)
SEG32 to SEG28 to SEG24 to SEG20 to SEG16 to SEG12 to SEG8 to SEG4 to SGS3 SGS2 SGS1 SGS0 SEG29 SEG25 SEG21 SEG17 SEG13 SEG9 SEG5 SEG1 0 0 0 1 1 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Port Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port SEG SEG SEG SEG SEG SEG SEG SEG Port Port Port Port Port Port Port
Duty select, common function select
Bit 7 Bit 6 Bit 5 Duty Cycle Common Drivers DTS1 DTS0 CMX 0 0 0 COM1 Static 1 COM4 to COM1 0 1 COM2 to COM1 0 1/2 duty 1 COM4 to COM1 0 0 COM3 to COM1 1 1/3 duty 1 COM4 to COM1 1 0 1 COM4 to COM1 1/4 duty 1 Notes Do not use COM4 to COM2 COM4 to COM2 output the same waveform as COM1 Do not use COM4 and COM3 COM4 outputs the same waveform as COM3 and COM2 outputs the same waveform as COM1 Do not use COM4 Do not use COM4
Rev. 4.00, 05/03, page 500 of 562
LCR--LCD control register
Bit Initial value Read/Write 7 1 6 PSW 0 R/W 5 ACT 0 R/W 4 DISP 0 R/W 3 CKS3 0 R/W
H'C1
2 CKS2 0 R/W 1
LCD controller/driver
0 CKS0 0 R/W
CKS1 0 R/W
Frame frequency select Bit 3 Bit 2 Bit 1 Bit 1 CKS3 CKS2 CKS1 CKS0 0 0 0 1 1 1 1 1 1 1 1 Display data control 0 Blank data is displayed 1 LCD RAM data is displayed Display function activate 0 LCD controller/driver operation halted 1 LCD controller/driver operates LCD drive power supply on/off control 0 LCD drive power supply off 1 LCD drive power supply on * * * 0 0 0 0 1 1 1 1 0 0 1 0 0 1 1 0 0 1 1 0 1 * 0 1 0 1 0 1 0 1
Operating Clock w w/2 w/4 /2 /4 /8 /16 /32 /64 /128 /256 *: Don't care
Rev. 4.00, 05/03, page 501 of 562
LCR2--LCD control register 2
Bit Initial value Read/Write 7 LCDAB 0 R/W 1 1 W W 6 5 4 3
H'C2
2 1 0
LCD
W
W
W
A waveform/B waveform switching control 0 Drive using A waveform 1 Drive using B waveform
Rev. 4.00, 05/03, page 502 of 562
AMR--A/D mode register
Bit Initial value Read/Write 7 CKS 0 R/W 6 TRGE 0 R/W 1 1 5 4 3 CH3 0 R/W
H'C6
2 CH2 0 R/W 1 CH1 0 R/W
A/D converter
0 CH0 0 R/W
Channel select Bit 3 Bit 2 Bit 1 CH3 CH2 CH1 0 0 * 1 0 1 1 0 0 1 1 1 *
Bit 0 CH0 * 0 1 0 1 0 1 0 1 *
Analog Input Channel No channel selected AN 0 AN 1 AN 2 AN 3 AN 4 AN 5 AN 6 AN 7 Do not specify this combination *: Don't care
External trigger select 0 Disables start of A/D conversion by external trigger 1 Enables start of A/D conversion by rising or falling edge of external trigger at pin Clock select Bit 7 CKS Conversion Period 0 62/ 1 31/
Conversion Time = 1 MHz = 5 MHz 62 s 31 s 12.4 s
Note: * Operation is not guaranteed with a conversion time of less than 12.4 s. Select a setting that gives a conversion time of at least 12.4 s.
Rev. 4.00, 05/03, page 503 of 562
ADRRH--A/D result register H ADRRL--A/D result register L
ADRRH Bit Initial value Read/Write 7 ADR9 R 6 ADR8 R 5 ADR7 R 4 ADR6 R 3 ADR5 R
H'C4 H'C5
A/D converter
2 ADR4 R
1 ADR3 R
0 ADR2 R
Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined
A/D conversion result ADRRL Bit Initial value Read/Write 7 ADR1 R 6 ADR0 R
Undefined Undefined
A/D conversion result
ADSR--A/D start register
Bit Initial value Read/Write 7 ADSF 0 R/W 1 1 1 1 6 5 4 3
H'C7
2 1 1 1
A/D converter
0 1
A/D start flag 0 Read Indicates completion of A/D conversion Write Stops A/D conversion 1 Read Indicates A/D conversion in progress Write Starts A/D conversion
Rev. 4.00, 05/03, page 504 of 562
PMR1--Port mode register 1
Bit Initial value Read/Write 7 IRQ3 0 R/W 1 W 6 5 4 IRQ4 0 R/W 3
H'C8
2 1 1 W
I/O port
0
TMIG 0 R/W W
P13/TMIG pin function switch 0 Functions as P13 I/O pin 1 Functions as TMIG input pin P14/IRQ4/ADTRG pin function switch 0 Functions as P14 I/O pin 1 Functions as P17/IRQ3/TMIF pin function switch 0 Functions as P17 I/O pin 1 Functions as
3/TMIF 4/
input pin
input pin
Rev. 4.00, 05/03, page 505 of 562
PMR2--Port Mode Register 2
Bit Initial value Read/Write 7 1 6 1 5 POF1 0 R/W 1 1 4 3
H'C9
2 WDCKS 0 R/W 1 NCS 0 R/W
I/O port
0 IRQ0 0 R/W
P43/IRQ0 pin function switch 0 Functions as P43 I/O pin 1 Functions as 0 input pin TMIG noise canceller select 0 Noise cancellation function not used 1 Noise cancellation function used Watchdog timer switch 0 Selects 8192 1 Selects W/32 P35 pin output buffer PMOS on/off control 0 CMOS output 1 NMOS open-drain output
Rev. 4.00, 05/03, page 506 of 562
PMR3--Port mode register 3
Bit Initial value Read/Write 7 AEVL 0 R/W 6 AEVH 0 R/W W W W 5 4 3
H'CA
2 TMOFH 0 R/W 1 TMOFL 0 R/W
I/O port
0 UD 0 R/W
P30/UD pin function switch 0 Functions as P30 I/O pin 1 Functions as UD input pin P31/TMOFL pin function switch 0 Functions as P31 I/O pin 1 Functions as TMOFL output pin P32/TMOFH pin function switch 0 Functions as P32 I/O pin 1 Functions as TMOFH output pin P36/AEVH pin function switch 0 Functions as P36 I/O pin 1 Functions as AEVH input pin P37/AEVL pin function switch 0 Functions as P37 I/O pin 1 Functions as AEVL input pin
Rev. 4.00, 05/03, page 507 of 562
PMR5--Port mode register 5
Bit Initial value Read/Write 7 WKP7 0 R/W 6 WKP6 0 R/W 5 WKP5 0 R/W 4 WKP4 0 R/W 3 WKP3 0 R/W
H'CC
2 WKP2 0 R/W 1 WKP1 0 R/W 0
I/O port
WKP0 0 R/W
P5n/WKPn/SEGn+1 pin function switch 0 Functions as P5n I/O pin 1 Functions as n input pin (n = 7 to 0)
PWCR2--PWM2 Control Register
Bit Initial value Read/Write Clock select 0 0 1 1 0 1 7 1 6 1 5 1 4 1 3 1
H'CD
2 1 1 0 W
10-bit PWM
0 0 W
PWCR21 PWCR20
The input clock is (t * = 1/ ) The conversion period is 512/ , with a minimum modulation width of 1/2 The input clock is /2 (t * = 2/ ) The conversion period is 1,024/ , with a minimum modulation width of 1/ The input clock is /4 (t * = 4/ ) The conversion period is 2,048/ , with a minimum modulation width of 2/ The input clock is /8 (t * = 8/ ) The conversion period is 4,096/ , with a minimum modulation width of 4/
Note: * t : Period of PWM2 input clock
PWDRU2--PWM2 Data Register U
Bit 7 6 5 4 3
H'CE
2 1
10-bit PWM
0
PWDRU21 PWDRU20 Initial value Read/Write 1 1 1 1 1 1 0 W 0 W
Upper 2 bits of PWM2 waveform generation data
Rev. 4.00, 05/03, page 508 of 562
PWDRL2--PWM2 Data Register L
Bit Initial value Read/Write 7 0 W 6 0 W 5 0 W 4 0 W 3 0 W
H'CF
2 0 W 1 0 W
10-bit PWM
0 0 W
PWDRL27 PWDRL26 PWDRL25 PWDRL24 PWDRL23 PWDRL22 PWDRL21 PWDRL20
Lower 8 bits of PWM2 waveform generation data
PWCR1--PWM1 control register
Bit Initial value Read/Write Clock select 7 1 6 1 5 1 4 1 3 1
H'D0
2 1 1 0 W
10-bit PWM
0 0 W
PWCR11 PWCR10
0 The input clock is (t * = 1/ ) The conversion period is 512/ , with a minimum modulation width of 1/2 The input clock is /2 (t * = 2/ ) The conversion period is 1,024/ , with a minimum modulation width of 1/ 1 The input clock is /4 (t * = 4/ ) The conversion period is 2,048/ , with a minimum modulation width of 2/ The input clock is /8 (t * = 8/ ) The conversion period is 4,096/ , with a minimum modulation width of 4/ Note: * t : Period of PWM input clock
Rev. 4.00, 05/03, page 509 of 562
PWDRU1--PWM1 data register U
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 1
H'D1
2 1 1 0 W
10-bit PWM
0 0 W
PWDRU11 PWDRU10
Upper 2 bits of data for generating PWM1 waveform
PWDRL1--PWM1 data register L
Bit Initial value Read/Write 7 0 W 6 0 W 5 0 W 4 0 W 3 0 W
H'D2
2 0 W 1 0 W
10-bit PWM
0 0 W
PWDRL17 PWDRL16 PWDRL15 PWDRL14 PWDRL13 PWDRL12 PWDRL11 PWDRL10
Lower 8 bits of data for generating PWM1 waveform
PDR1--Port data register 1
Bit Initial value Read/Write 7 P17 0 R/W 6 P16 0 R/W 5 4 P14 0 R/W 3
H'D4
2 1
I/O ports
0
P13 0 R/W
Data for port 1 pins
PDR3--Port data register 3
Bit Initial value Read/Write 7 P3 7 0 R/W 6 P36 0 R/W 5 P35 0 R/W 4 P34 0 R/W 3 P33 0 R/W
H'D6
2 P32 0 R/W 1 P31 0 R/W
I/O ports
0 P30 0 R/W
Data for port 3 pins
Rev. 4.00, 05/03, page 510 of 562
PDR4--Port data register 4
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 P43 1 R
H'D7
2 P42 0 R/W 1 P41 0 R/W
I/O ports
0 P40 0 R/W
Data for port 4 pins Reads P43 state
PDR5--Port data register 5
Bit Initial value Read/Write 7 P5 7 0 R/W 6 P56 0 R/W 5 P55 0 R/W 4 P54 0 R/W 3 P53 0 R/W
H'D8
2 P52 0 R/W 1 P51 0 R/W
I/O ports
0 P50 0 R/W
Data for port 5 pins
PDR6--Port data register 6
Bit Initial value Read/Write 7 P6 7 0 R/W 6 P66 0 R/W 5 P65 0 R/W 4 P64 0 R/W 3 P63 0 R/W
H'D9
2 P62 0 R/W 1 P61 0 R/W
I/O ports
0 P60 0 R/W
Data for port 6 pins
PDR7--Port data register 7
Bit Initial value Read/Write 7 P7 7 0 R/W 6 P76 0 R/W 5 P75 0 R/W 4 P74 0 R/W 3 P73 0 R/W
H'DA
2 P72 0 R/W 1 P71 0 R/W
I/O ports
0 P70 0 R/W
Data for port 7 pins
Rev. 4.00, 05/03, page 511 of 562
PDR8--Port data register 8
Bit Initial value Read/Write 7 P87 0 R/W 6 P86 0 R/W 5 P85 0 R/W 4 P84 0 R/W 3 P83 0 R/W
H'DB
2 P82 0 R/W 1 P81 0 R/W
I/O ports
0 P80 0 R/W
Data for port 8 pins
PDR9--Port data register 9
Bit Initial value Read/Write 7 1 6 1 5 P95 1 R/W 4 P94 1 R/W 3 P93 1 R/W
H'DC
2 P92 1 R/W 1 P91 1 R/W
I/O ports
0 P90 1 R/W
Data for port 9 pins
PDRA--Port data register A
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 PA3 0 R/W
H'DD
2 PA2 0 R/W 1 PA1 0 R/W
I/O ports
0 PA0 0 R/W
Data for port A pins
PDRB--Port data register B
Bit 7 PB7 Read/Write R 6 PB6 R 5 PB5 R 4 PB4 R 3 PB3 R
H'DE
2 PB2 R 1 PB1 R
I/O ports
0 PB0 R
Read port B pin states
Rev. 4.00, 05/03, page 512 of 562
PUCR1--Port pull-up control register 1
Bit Initial value Read/Write 7 0 R/W 6 0 R/W W 5 4 0 R/W 3 0
H'E0
2 1
I/O ports
0
PUCR17 PUCR16
PUCR14 PUCR13 R/W W W W
Port 1 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR1 specification is 0. (Input port specification)
PUCR3--Port pull-up control register 3
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W
H'E1
2 0 R/W 1 0 R/W
I/O ports
0 0 R/W
PUCR3 7 PUCR36 PUCR35 PUCR34 PUCR33 PUCR32 PUCR31 PUCR3 0
Port 3 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR3 specification is 0. (Input port specification)
Rev. 4.00, 05/03, page 513 of 562
PUCR5--Port pull-up control register 5
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W
H'E2
2 0 R/W 1 0 R/W
I/O ports
0 0 R/W
PUCR5 7 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 PUCR51 PUCR50
Port 5 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR5 specification is 0. (Input port specification)
PUCR6--Port pull-up control register 6
Bit Initial value Read/Write 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W
H'E3
2 0 R/W 1 0 R/W
I/O ports
0 0 R/W
PUCR6 7 PUCR66 PUCR65 PUCR64 PUCR63 PUCR62 PUCR61 PUCR60
Port 6 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR6 specification is 0. (Input port specification)
PCR1--Port control register 1
Bit Initial value Read/Write 7 PCR17 0 W 6 PCR16 0 W W 5 4 PCR14 0 W 3
H'E4
2 1
I/O ports
0
PCR13 0 W W W W
Port 1 input/output select 0 Input pin 1 Output pin
Rev. 4.00, 05/03, page 514 of 562
PCR3--Port control register 3
Bit Initial value Read/Write 7 PCR3 7 0 W 6 PCR3 6 0 W 5 PCR3 5 0 W 4 PCR3 4 0 W 3
H'E6
2 PCR32 0 W 1 PCR31 0 W
I/O ports
0 PCR3 0 0 W
PCR3 3 0 W
Port 3 input/output select 0 Input pin 1 Output pin
PCR4--Port control register 4
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3 1
H'E7
2 PCR42 0 W 1 PCR41 0 W
I/O ports
0 PCR40 0 W
Port 4 input/output select 0 Input pin 1 Output pin
PCR5--Port control register 5
Bit Initial value Read/Write 7 PCR57 0 W 6 PCR56 0 W 5 PCR55 0 W 4 PCR54 0 W 3 PCR53 0 W
H'E8
2 PCR52 0 W 1 PCR51 0 W
I/O ports
0 PCR50 0 W
Port 5 input/output select 0 Input pin 1 Output pin
Rev. 4.00, 05/03, page 515 of 562
PCR6--Port control register 6
Bit Initial value Read/Write 7 PCR6 7 0 W 6 PCR6 6 0 W 5 PCR6 5 0 W 4 PCR6 4 0 W 3
H'E9
2 PCR6 2 0 W 1 PCR6 1 0 W
I/O ports
0 PCR6 0 0 W
PCR6 3 0 W
Port 6 input/output select 0 Input pin 1 Output pin
PCR7--Port control register 7
Bit Initial value Read/Write 7 PCR77 0 W 6 PCR76 0 W 5 PCR75 0 W 4 PCR74 0 W 3 PCR73 0 W
H'EA
2 PCR72 0 W 1 PCR71 0 W
I/O ports
0 PCR70 0 W
Port 7 input/output select 0 Input pin 1 Output pin
PCR8--Port control register 8
Bit Initial value Read/Write 7 PCR87 0 W 6 PCR86 0 W 5 PCR85 0 W 4 PCR84 0 W 3
H'EB
2 PCR82 0 W 1 PCR81 0 W
I/O ports
0 PCR80 0 W
PCR83 0 W
Port 8 input/output select 0 Input pin 1 Output pin
Rev. 4.00, 05/03, page 516 of 562
PMR9--Port mode register 9
Bit Initial value Read/Write 7 1 6 1 5 1 4 1
H'EC
3 PIOFF/ * 0 R/W W 2 1 PWM2 0 R/W
I/O ports
0 PWM1 0 R/W
P90/PWM1 pin function switch 0 Functions as P90 output pin 1 Functions as PWM1 output pin P91/PWM2 pin function switch 0 Functions as P91 output pin 1 Functions as PWM2 output pin P92 to P90 step-up circuit control 0 Large-current port step-up circuit is turned on 1 Large-current port step-up circuit is turned off Note: * Readable/writable reserved bit in the H8/38024S Group.
Rev. 4.00, 05/03, page 517 of 562
PCRA--Port control register A
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3
H'ED
2 PCRA 2 0 W 1 0 W
I/O ports
0 0 W
PCRA 3 0 W
PCRA 1 PCRA 0
Port A input/output select 0 Input pin 1 Output pin
PMRB--Port mode register B
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 3
H'EE
2 1 1 1
I/O ports
0 1
IRQ1 0 R/W PB3/AN3/IRQ1 pin function switch 0 Functions as PB3/AN3 input pin 1 Functions as 1 input pin
Rev. 4.00, 05/03, page 518 of 562
SYSCR1--System control register 1
Bit Initial value Read/Write 7 SSBY 0 R/W 6 STS2 0 R/W 5 STS1 0 R/W 4 STS0 0 R/W 3 LSON 0 R/W
H'F0
2 1 1 MA1 1 R/W
System control
0 MA0 1 R/W
Active (medium-speed) mode clock select 00 osc/16 1 osc/32 10 osc/64 1 osc/128 Low speed on flag 0 The CPU operates on the system clock ( ) 1 The CPU operates on the subclock ( SUB) Standby timer select 2 to 0 0 0 0 Wait time = 8,192 states 1 Wait time = 16,384 states 1 0 Wait time = 1,024 states 1 Wait time = 2,048 states 1 0 0 Wait time = 4,096 states 1 Wait time = 2 states 1 0 Wait time = 8 states 1 Wait time = 16 states Software standby 0 * When a SLEEP instruction is executed in active mode, a transition is made to sleep mode * When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode 1 * When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode * When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode
Rev. 4.00, 05/03, page 519 of 562
SYSCR2--System control register 2
Bit Initial value Read/Write 7 1 6 1 5 1 4 NESEL 1 R/W 3 DTON 0 R/W
H'F1
2 MSON 0 R/W 1 SA1 0 R/W
System control
0 SA0 0 R/W
Subactive mode clock select 00 1 1*
W/8 W/4 W/2
Medium speed on flag
*: Don't care
0 Operates in active (high-speed) mode 1 Operates in active (medium-speed) mode Direct transfer on flag 0 * When a SLEEP instruction is executed in active mode, a transition is made to standby mode, watch mode, or sleep mode * When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode 1 * When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 * When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 * When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 1 Noise elimination sampling frequency select 0 Sampling rate is 1 Sampling rate is
OSC/16 OSC/4
Rev. 4.00, 05/03, page 520 of 562
IEGR--IRQ edge select register
Bit Initial value Read/Write 7 1 6 1 5 1 4 IEG4 0 R/W 3 IEG3 0 R/W
H'F2
2 1 IEG1 0 W R/W
System control
0 IEG0 0 R/W
IRQ0 edge select 0 Falling edge of 1 Rising edge of IRQ1 edge select 0 Falling edge of 1 Rising edge of IRQ3 edge select 0 Falling edge of 1 Rising edge of IRQ4 edge select 0 Falling edge of 1 Rising edge of
0 0
pin input is detected pin input is detected
TMIC pin input is detected , TMIC pin input is detected 1
1,
3, 3,
TMIF pin input is detected TMIF pin input is detected
4, 4,
pin input is detected pin input is detected
Rev. 4.00, 05/03, page 521 of 562
IENR1--Interrupt enable register 1
Bit Initial value Read/Write 7 IENTA 0 R/W W 6 5 IENWP 0 R/W 4 IEN4 0 R/W 3 IEN3 0 R/W
H'F3
2 IENEC2 0 R/W 1 IEN1 0 R/W
System control
0 IEN0 0 R/W
IRQ1 to IRQ0 interrupt enable 0 Disables 1 to 0 interrupt, requests 1 Enables 1 to 0 interrupt requests IRQAEC interrupt enable 0 Disables IRQAEC interrupt requests 1 Enables IRQAEC interrupt requests IRQ4 and IRQ3 interrupt enable 0 Disables 4 and 3 interrupt requests 1 Enables 4 and 3 interrupt requests Wakeup interrupt enable 0 Disables 7 to 1 Enables 7 to interrupt requests interrupt requests 0
0
Timer A interrupt enable 0 Disables timer A interrupt requests 1 Enables timer A interrupt requests
Rev. 4.00, 05/03, page 522 of 562
IENR2--Interrupt enable register 2
Bit Initial value Read/Write 7 IENDT 0 R/W 6 IENAD 0 R/W W 5 4 IENTG 0 R/W 3 0 R/W
H'F4
2 0 R/W 1
System control
0 IENEC 0 R/W
IENTFH IENTFL
IENTC 0 R/W
Asynchronous event counter interrupt enable 0 Disables asynchronous event counter interrupt requests 1 Enables asynchronous event counter interrupt requests Timer C interrupt enable 0 Disables timer C interrupt requests 1 Enables timer C interrupt requests Timer FL interrupt enable 0 Disables timer FL interrupt requests 1 Enables timer FL interrupt requests Timer FH interrupt enable 0 Disables timer FH interrupt requests 1 Enables timer FH interrupt requests Timer G interrupt enable 0 Disables timer G interrupt requests 1 Enables timer G interrupt requests A/D converter interrupt enable 0 Disables A/D converter interrupt requests 1 Enables A/D converter interrupt requests Direct transition interrupt enable 0 Disables direct transition interrupt requests 1 Enables direct transition interrupt requests
Rev. 4.00, 05/03, page 523 of 562
IRR1--Interrupt request register 1
Bit Initial value Read/Write 7 IRRTA 0 R/(W)* W 1 6 5 4 IRRI4 0 R/(W)* 3 IRRI3 0
H'F6
2 IRREC2 0 R/(W)* 1 IRRI1 0
System control
0 IRRI0 0 R/(W)*
R/(W)*
R/(W)*
IRQ1 and IRQ0 interrupt request flags 0 Clearing condition: When IRRIn = 1, it is cleared by writing 0 1 Setting condition: When pin is designated for interrupt input and the designated signal edge is input (n = 1 or 0) IRQAEC interrupt request flag 0 Clearing condition: When IRREC2 = 1, it is cleared by writing 0 1 Setting condition: When pin IRQAEC is designated for interrupt input and the designated signal edge is input IRQ4 and IRQ3 interrupt request flags 0 Clearing condition: When IRRIm = 1, it is cleared by writting 0 1 Setting condition: When pin is designated for interrupt input and the designated signal edge is input (m = 4 or 3) Timer A interrupt request flag 0 Clearing condition: When IRRTA = 1, it is cleared by writing 0 1 Setting condition: When the timer A counter value overflows (from H'FF to H'00) Note: * Bits 7 and 4 to 0 can only be written with 0, for flag clearing.
Rev. 4.00, 05/03, page 524 of 562
IRR2--Interrupt request register 2
Bit Initial value Read/Write 7 IRRDT 0 R/(W)* 6 IRRAD 0 R/(W)* W 5 4 0 R/(W)* 3 0 R/(W)*
H'F7
2 0 R/(W)* 1 IRRTC 0 R/(W)*
System control
0 IRREC 0 R/(W)*
IRRTG IRRTFH IRRTFL
Asynchronous event counter interrupt request flag 0 Clearing condition: When IRREC = 1, it is cleared by writing 0 1 Setting condition: When the asynchronous event counter value overflows Timer C interrupt request flag 0 Clearing condition: When IRRTC = 1, it is cleared by writing 0 1 Setting condition: When the timer C counter value overflows (from H'FF to H'00) or underflows (from H'00 to H'FF) Timer FL interrupt request flag 0 Clearing condition: When IRRTFL = 1, it is cleared by writing 0 1 Setting condition: When counter FL and output compare register FL match in 8-bit timer mode Timer FH interrupt request flag 0 Clearing condition: When IRRTFH = 1, it is cleared by writing 0 1 Setting conditions: When counter FH and output compare register FH match in 8-bit timer mode, or when 16-bit counters FL and FH and output compare registers FL and FH match in 16-bit timer mode Timer G interrupt request flag 0 Clearing condition: When IRRTG = 1, it is cleared by writing 0 1 Setting conditions: When the TMIG pin is designated for TMIG input and the designated signal edge is input, and when TCG overflows while OVIE is set to 1 in TMG A/D converter interrupt request flag 0 Clearing condition: When IRRAD = 1, it is cleared by writing 0 1 Setting condition: When the A/D converter completes conversion and ADSF is reset Direct transition interrupt request flag 0 Clearing condition: When IRRDT = 1, it is cleared by writing 0 1 Setting condition: When a SLEEP instruction is executed while DTON is set to 1, and a direct transition is made Note: * Bits 7, 6, and 4 to 0 can only be written with 0, for flag clearing.
Rev. 4.00, 05/03, page 525 of 562
IWPR--Wakeup interrupt request register
Bit Initial value Read/Write 7 IWPF7 0 R/(W)* 6 IWPF6 0 R/(W)* 5 IWPF5 0 R/(W)* 4 IWPF4 0 R/(W)* 3 IWPF3 0
H'F9
2 IWPF2 0 R/(W)* 1 IWPF1 0 R/(W)*
System control
0 IWPF0 0 R/(W)*
R/(W)*
Wakeup interrupt request register 0 Clearing condition: When IWPFn = 1, it is cleared by writing 0 1 Setting condition: When pin is designated for wakeup input and a falling edge is input at that pin (n = 7 to 0) Note: * All bits can only be written with 0, for flag clearing.
Rev. 4.00, 05/03, page 526 of 562
CKSTPR1--Clock stop register 1
Bit Initial value Read/Write 7 1 6 1 5 1 R/W 4 1 R/W 3 1 R/W
H'FA
2 1 R/W 1 1 R/W
System control
0 1 R/W
S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP
Timer A module standby mode control 0 Timer A is set to module standby mode 1 Timer A module standby mode is cleared Timer C module standby mode control 0 Timer C is set to module standby mode 1 Timer C module standby mode is cleared Timer F module standby mode control 0 Timer F is set to module standby mode 1 Timer F module standby mode is cleared Timer G module standby mode control 0 Timer G is set to module standby mode 1 Timer G module standby mode is cleared A/D converter module standby mode control 0 A/D converter is set to module standby mode 1 A/D converter module standby mode is cleared SCI3 module standby mode control 0 SCI3 is set to module standby mode 1 SCI3 module standby mode is cleared
Rev. 4.00, 05/03, page 527 of 562
CKSTPR2--Clock stop register 2
Bit Initial value Read/Write 7 1 6 1 5 1 4 1 R/W 3 1 R/W
H'FB
2 1 R/W 1 1 R/W
System control
0 1 R/W
PW2CKSTP AECKSTP WDCKSTP PW1CKSTP LDCKSTP
LCD module standby mode control 0 LCD is set to module standby mode 1 LCD module standby mode is cleared PWM1 module standby mode control 0 PWM1 is set to module standby mode 1 PWM1 module standby mode is cleared WDT module standby mode control 0 WDT is set to module standby mode 1 WDT module standby mode is cleared Asynchronous event counter module standby mode control 0 Asynchronous event counter is set to module standby mode 1 Asynchronous event counter module standby mode is cleared PWM2 module standby mode control 0 PWM2 is set to module standby mode 1 PWM2 module standby mode is cleared
Rev. 4.00, 05/03, page 528 of 562
Appendix C I/O Port Block Diagrams
C.1 Block Diagrams of Port 1
(low level during reset and in standby mode) PUCR1n VCC VCC
P1n
PDR1n
VSS
PCR1n
Internal data bus
PMR1n
m
PDR1: PCR1: PMR1:
Port data register 1 Port control register 1 Port mode register 1
PUCR1: Port pull-up control register 1 n = 7 and 4 m = 4 and 3
Figure C.1(a) Port 1 Block Diagram (Pins P17 and P14)
Rev. 4.00, 05/03, page 529 of 562
(low level during reset and in standby mode)
PUCR16 VCC VCC
P16
PDR16
VSS
PCR16
PDR1: PCR1: PMR1:
Port data register 1 Port control register 1 Port mode register 1
PUCR1: Port pull-up control register 1
Figure C.1(b) Port 1 Block Diagram (Pin P16)
Rev. 4.00, 05/03, page 530 of 562
Internal data bus
PMR16
PUCR13 VCC VCC
P13
PDR13
VSS
PCR13
Internal data bus
Timer G module TMIG
PMR13
PDR1: PCR1: PMR1:
Port data register 1 Port control register 1 Port mode register 1
PUCR1: Port pull-up control register 1
Figure C.1(c) Port 1 Block Diagram (Pin P13)
Rev. 4.00, 05/03, page 531 of 562
C.2
Block Diagrams of Port 3
PUCR3n VCC VCC
P3n
PDR3n
VSS
PCR3n
Internal data bus
AEC module AEVH(P36) AEVL(P37)
PMR3n
PDR3: PCR3: PMR3:
Port data register 3 Port control register 3 Port mode register 3
PUCR3: Port pull-up control register 3 n = 7 and 6
Figure C.2(a) Port 3 Block Diagram (Pins P37 and P36)
Rev. 4.00, 05/03, page 532 of 562
PUCR35
VCC VCC
PMR25
P35
PDR35
VSS
PCR35
PDR3: PCR3: PUCR3: PMR2
Port data register 3 Port control register 3 Port pull-up control register 3 Port mode register 2
Figure C.2(b) Port 3 Block Diagram (Pin P35)
Rev. 4.00, 05/03, page 533 of 562
Internal data bus
PUCR3n
VCC
VCC
P3n
PDR3n
PCR3n VSS
PDR3: Port data register 3 PCR3: Port control register 3 n = 4 and 3
Figure C.2(c) Port 3 Block Diagram (Pins P34 and P33)
Rev. 4.00, 05/03, page 534 of 562
Internal data bus
TMOFH (P32) TMOFL (P31) PUCR3n VCC PMR3n VCC
P3n
PDR3n
VSS
PCR3n
PDR3: Port data register 3 PCR3: Port control register 3 PMR3: Port mode register 3 PUCR3: Port pull-up control register 3 n = 2 and 1
Figure C.2(d) Port 3 Block Diagram (Pins P32 and P31)
Rev. 4.00, 05/03, page 535 of 562
Internal data bus
PUCR30 VCC VCC
P30
PDR30
VSS
PCR30
Internal data bus
Timer C module UD
PMR30
PDR3: PCR3: PMR3:
Port data register 3 Port control register 3 Port mode register 3
PUCR3: Port pull-up control register 3
Figure C.2(e) Port 3 Block Diagram (Pin P30)
Rev. 4.00, 05/03, page 536 of 562
C.3
Block Diagrams of Port 4
PMR20
P43
Internal data bus
0
PMR2: Port mode register 2
Figure C.3(a) Port 4 Block Diagram (Pin P43)
Rev. 4.00, 05/03, page 537 of 562
SCINV3 VCC SPC32
SCI3 module
TXD32
P42
PDR42
Internal data bus
PCR42 VSS
PDR4: Port data register 4 PCR4: Port control register 4
Figure C.3(b) Port 4 Block Diagram (Pin P42)
Rev. 4.00, 05/03, page 538 of 562
VCC
SCI3 module
RE32 RXD32 P41 PDR41
Internal data bus
PCR41 VSS
SCINV2
PDR4: Port data register 4 PCR4: Port control register 4
Figure C.3(c) Port 4 Block Diagram (Pin P41)
Rev. 4.00, 05/03, page 539 of 562
SCI3 module
VCC
SCKIE32 SCKOE32 SCKO32 SCKI32
P40
PDR40
Internal data bus
PCR40 VSS
PDR4: Port data register 4 PCR4: Port control register 4
Figure C.3(d) Port 4 Block Diagram (Pin P40)
Rev. 4.00, 05/03, page 540 of 562
C.4
Block Diagram of Port 5
*
PUCR5n VCC VCC PMR5n
P5n
PDR5n
VSS
PCR5n
Internal data bus
n
PDR5: Port data register 5 PCR5: Port control register 5 PMR5: Port mode register 5 PUCR5: Port pull-up control register 5 n = 7 to 0 Note: * The value of is fixed at 1 in the HD64F38024.
Figure C.4 Port 5 Block Diagram
Rev. 4.00, 05/03, page 541 of 562
C.5
Block Diagram of Port 6
PUCR6n VCC VCC PDR6n
PCR6n P6n
VSS
PDR6: Port data register 6 PCR6: Port control register 6 PUCR6: Port pull-up control register 6 n = 7 to 0
Figure C.5 Port 6 Block Diagram
Rev. 4.00, 05/03, page 542 of 562
Internal data bus
C.6
Block Diagram of Port 7
VCC
PCR7n P7n
VSS
PDR7: Port data register 7 PCR7: Port control register 7 n = 7 to 0
Figure C.6 Port 7 Block Diagram
Rev. 4.00, 05/03, page 543 of 562
Internal data bus
PDR7n
C.7
Block Diagram of Port 8
PDR8n
PCR8n P8n
VSS
PDR8: Port data register 8 PCR8: Port control register 8 n = 7 to 0
Figure C.7 Port 8 Block Diagram
Rev. 4.00, 05/03, page 544 of 562
Internal data bus
VCC
C.8
Block Diagrams of Port 9
PWM module
PWMn+1
PMR9n P9n PDR9n VSS PDR9: Port data register 9 n = 1 and 0
Figure C.8(a) Port 9 Block Diagram (Pins P91 and P90)
Internal data bus
P9n PDR9n VSS PDR9: Port data register 9 n = 5 to 2
Figure C.8(b) Port 9 Block Diagram (Pins P95 to P92)
Rev. 4.00, 05/03, page 545 of 562
Internal data bus
C.9
Block Diagram of Port A
VCC PDRAn
PCRAn PAn
VSS
PDRA: Port data register A PCRA: Port control register A n = 3 to 0
Figure C.9 Port A Block Diagram
Rev. 4.00, 05/03, page 546 of 562
Internal data bus
C.10
Block Diagram of Port B
Internal data bus
PBn
A/D module DEC AMR3 to AMR0
VIN
n = 7 to 0
Figure C.10 Port B Block Diagram
Rev. 4.00, 05/03, page 547 of 562
Appendix D Port States in the Different Processing States
Table D.1
Port P17, P16, P14, P13 P37 to P30 P43 to P40 P57 to P50 P67 to P60 P77 to P70 P87 to P80 P95 to P90
Port States Overview
Sleep Subsleep Retained Standby High 1 impedance* Watch Retained Subactive Active Functions Functions
Reset
High Retained impedance
High Retained impedance High Retained impedance High Retained impedance High Retained impedance High Retained impedance High Retained impedance High Retained impedance
Retained Retained Retained Retained Retained Retained Retained Retained
High 1 impedance* High impedance
Retained Retained
Functions Functions Functions Functions Functions Functions Functions Functions
Functions Functions Functions Functions Functions Functions Functions Functions
High Retained 12 impedance* * High 1 impedance* High impedance High impedance High 1 impedance* High impedance Retained Retained Retained Retained Retained
PA3 to High Retained PA0 impedance
PB7 to High High High High PB0 impedance impedance impedance impedance
High High High impedance impedance impedance
Notes: *1 High level output when MOS pull-up is in on state. *2 In the HD64F38024 the previous pin state is retained.
Rev. 4.00, 05/03, page 548 of 562
Appendix E List of Product Codes
Table E.1
Product Type H8/38024 Group H8/38024 Mask ROM versions Regular specifications
H8/38024 Group Product Code Lineup
Product Code HD64338024H HD64338024F HD64338024W HCD64338024 Wide-range specifications HD64338024D HD64338024E HD64338024WI ZTAT versions Regular specifications HD64738024H HD64738024F HD64738024W Wide-range specifications HD64738024D HD64738024E HD64738024WI F-ZTAT versions Regular specifications HD64F38024H HD64F38024RH HD64F38024F HD64F38024RF HD64F38024W HD64F38024RW Mark Code HD64338024(***)H HD64338024(***)F HD64338024(***)W -- HD64338024(***)H HD64338024(***)F HD64338024(***)W HD64738024H HD64738024F HD64738024W HD64738024H HD64738024F HD64738024W HD64F38024H HD64F38024H HD64F38024F HD64F38024F HD64F38024W HD64F38024W 85-pin TFLGA (TLP-85V) Die 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80B) Package (Package Code) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A)
HD64F38024RLPV F38024RLPV HCD64F38024 HCD64F38024R Wide-range specifications HD64F38024D HD64F38024RD HD64F38024E HD64F38024RE HD64F38024WI HD64F38024RWI -- -- HD64F38024H HD64F38024H HD64F38024F HD64F38024F HD64F38024W HD64F38024W
80-pin QFP (FP-80A)
80-pin QFP (FP-80B)
80-pin TQFP (TFP-80C)
HD64F38024RLPIV F38024RLPIV H8/38023 Mask ROM versions Regular specifications HD64338023H HD64338023F HD64338023W HCD64338023 Wide-range specifications HD64338023D HD64338023E HD64338023WI HD64338023(***)H HD64338023(***)F HD64338023(***)W -- HD64338023(***)H HD64338023(***)F HD64338023(***)W
85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C)
Rev. 4.00, 05/03, page 549 of 562
Product Type H8/38024 Group H8/38022 Mask ROM versions Regular specifications
Product Code HD64338022H HD64338022F HD64338022W HCD64338022 Wide-range specifications HD64338022D HD64338022E HD64338022WI
Mark Code HD64338022(***)H HD64338022(***)F HD64338022(***)W -- HD64338022(***)H HD64338022(***)F HD64338022(***)W HD64338021(***)H HD64338021(***)F HD64338021(***)W -- HD64338021(***)H HD64338021(***)F HD64338021(***)W HD64338020(***)H HD64338020(***)F HD64338020(***)W -- HD64338020(***)H HD64338020(***)F HD64338020(***)W HD64338024(***)H HD64338024(***)W
Package (Package Code) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) Die 80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V)
H8/38021
Mask ROM versions
Regular specifications
HD64338021H HD64338021F HD64338021W HCD64338021
Wide-range specifications
HD64338021D HD64338021E HD64338021WI
H8/38020
Mask ROM versions
Regular specifications
HD64338020H HD64338020F HD64338020W HCD64338020
Wide-range specifications
HD64338020D HD64338020E HD64338020WI
H8/38024S Group
H8/38024S
Mask ROM versions
Regular specifications
HD64338024SH HD64338024SW
HD64338024SLPV 338024S(***)LPV HCD64338024S Wide-range specifications HD64338024SD HD64338024SWI -- HD64338024(***)H HD64338024(***)W
HD64338024SLPIV 338024S(***)LPIV H8/38023S Mask ROM versions Regular specifications HD64338023SH HD64338023SW HD64338023(***)H HD64338023(***)W
HD64338023SLPV 338023S(***)LPV HCD64338023S Wide-range specifications HD64338023SD HD64338023SWI -- HD64338023(***)H HD64338023(***)W
HD64338023SLPIV 338023S(***)LPIV H8/38022S Mask ROM versions Regular specifications HD64338022SH HD64338022SW HD64338022(***)H HD64338022(***)W
HD64338022SLPV 338022S(***)LPV HCD64338022S Wide-range specifications HD64338022SD HD64338022SWI -- HD64338022(***)H HD64338022(***)W
HD64338022SLPIV 338022S(***)LPIV
Rev. 4.00, 05/03, page 550 of 562
Product Type H8/38024S Group H8/38021S Mask ROM versions Regular specifications
Product Code HD64338021SH HD64338021SW
Mark Code HD64338021(***)H HD64338021(***)W
Package (Package Code) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V) Die 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 85-pin TFLGA (TLP-85V)
HD64338021SLPV 338021S(***)LPV HCD64338021S Wide-range specifications HD64338021SD HD64338021SWI -- HD64338021(***)H HD64338021(***)W
HD64338021SLPIV 338021S(***)LPIV H8/38020S Mask ROM versions Regular specifications HD64338020SH HD64338020SW HD64338020(***)H HD64338020(***)W
HD64338020SLPV 338020S(***)LPV HCD64338020S Wide-range specifications HD64338020SD HD64338020SWI -- HD64338020(***)H HD64338020(***)W
HD64338020SLPIV 338020S(***)LPIV
Note: (***) is the ROM code. An 85-pin version of the TFLGA (TLP-85V) is under development.
Rev. 4.00, 05/03, page 551 of 562
Appendix F Package Dimensions
Dimensional drawings of the H8/38024 Group and H8/38024S Group packages FP-80A, FP-80B, and TFP-80C are shown in figures F.1, F.2, and F.3 below.
17.2 60 61 0.3 0.3
14
Unit: mm
41 40 0.65
17.2 80 1
*0.32 0.30 0.08 0.06
21 20 0.05 0.04 0.12 M 0.83 2.70
3.05 Max
1.6
*0.17 0.15
0.15 0.10
0
0.8
Package Code JEDEC JEITA Mass (reference value)
8
0.10
0.10
0.3
FP-80A Conforms 1.2 g
*Dimension including the plating thickness Base material dimension
Figure F.1 FP-80A Package Dimensions
Rev. 4.00, 05/03, page 552 of 562
24.8
20
0.4
Unit: mm
64 65
0.4
41 40
14
18.8
80 1 0.08 0.06 24
0.15 M
25
3.10 Max
0.8
2.70
*0.37 0.35
0.8
0.05 0.04
2.4 1.0
0 10
0.10 0.20
*0.17 0.15
0.20
0.15
*Dimension including the plating thickness Base material dimension
1.2
Package Code JEDEC JEITA Mass (reference value)
0.2
FP-80B
1.7 g
Figure F.2 FP-80B Package Dimensions
Rev. 4.00, 05/03, page 553 of 562
14.0 60 61
0.2 12 41 40
Unit: mm
0.2
14.0
80 1
*0.22
21 20 0.10 M 1.25
0.5
1.00
0.20
0.05 0.04
1.20 Max
0.05 0.04
*0.17
0.15
1.0 0 0.5
Package Code JEDEC JEITA Mass (reference value)
8
0.10
0.10
*Dimension including the plating thickness Base material dimension
0.1
TFP-80C Conforms 0.4 g
Figure F.3 TFP-80C Package Dimensions
Rev. 4.00, 05/03, page 554 of 562
0.10
0.20 C B
Unit: mm
7.0
0.65
0.20 C A
10
9
8
7
6
5
4
3
2
1
A B C
B
D E F G H J
7.0
0.575
K
4
0.15 A 0.575 85
0.65
0.35 0.05 0.08 M C A B
0.2
C
C
0.10 C (Flatness of land portion)
Figure F.4 TLP-85V Package Dimensions (Under development)
1.20 Max
Rev. 4.00, 05/03, page 555 of 562
Appendix G Specifications of Chip Form
The specifications of the chip form of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure G.1. The specifications of the chip form of the HCD64F38024 and HCD64F38024R are shown in figure G.2. The specifications of the chip form of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure G.3.
X-direction: 3.99 Y-direction: 3.99 0.05 0.05
Maximum plain
X-direction: 3.99 Y-direction: 3.99
0.25 0.25
Max 0.03
Unit: mm
Figure G.1 Chip Sectional Figure of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020
X-direction: 3.84 Y-direction: 4.24 0.05 0.05
Maximum plain
X-direction: 3.84 Y-direction: 4.24
0.25 0.25
Max 0.03
Unit: mm
Figure G.2 Chip Sectional Figure of the HCD64F38024 and HCD64F38024R
Rev. 4.00, 05/03, page 556 of 562
0.28
0.02
0.28
0.02
X-direction: 2.91 Y-direction: 2.91
0.05 0.05
Maximum plain
X-direction: 2.91 Y-direction: 2.91
0.25 0.25
Max 0.03
Unit: mm
Figure G.3 Chip Sectional Figure of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S
Rev. 4.00, 05/03, page 557 of 562
0.28
0.02
Appendix H Form of Bonding Pads
The form of the bonding pads for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, HCD64338020, HCD64F38024, HCD64F38024R, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure H.1.
Bonding area
5 mm
72 mm
Metal layer
72 mm
5 mm
Figure H.1 Bonding Pad Form
Rev. 4.00, 05/03, page 558 of 562
Appendix I Specifications of Chip Tray
The specifications of the chip tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure I.1. The specifications of the chip tray for the HCD64F38024 and HCD64F38024R are shown in figure I.2. The specifications of the chip tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure I.3.
51 Chip direction
Type name
Chip
3.99
51
Chip tray name DAINIPPON-INK-&-CHEMICALS-INC. Type: CT015 Carved code: TCT45-060P
4.5
0.05
X 4.5 0.05
X'
0.1
0.1
0.6
1.8
6.2
0.1
6.9
0.1
4.0
0.1
6.9
0.15
6.2
0.1
3.99
Unit: mm X-X' cross section
Figure I.1 Specifications of Chip Tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020
Rev. 4.00, 05/03, page 559 of 562
51 Chip direction Chip
Type name
3.84
51
Chip tray name DAINIPPON-INK-&-CHEMICALS-INC. Type: CT015 Carved code: TCT45-060P
4.5
0.05
X 4.5 0.05
X'
0.1
0.6
1.8
6.2
0.1
6.9
0.1
0.1
4.0
0.1
6.9
0.1
6.2
0.1
X-X' cross section
Figure I.2 Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R
Rev. 4.00, 05/03, page 560 of 562
4.24
Unit: mm
51 Chip direction
Type name
Chip
2.91
51
Chip tray name DAINIPPON-INK-&-CHEMICALS-INC. Type: CT022 Carved code: TCT036036-060
3.6
0.05
X 3.6 0.05
X'
0.1
0.1
0.6
1.8
4.48
0.1
5.34
0.1
4.0
0.1
5.34
0.1
4.48
0.1
2.91
Unit: mm X-X' cross section
Figure I.3 Specifications of Chip Tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S
Rev. 4.00, 05/03, page 561 of 562
Rev. 4.00, 05/03, page 562 of 562
H8/38024, H8/38024S, H8/38024F-ZTAT Group Hardware Manual
Publication Date: 1st Edition, November 2000 Rev.4.00, May 26, 2003 Published by: Sales Strategic Planning Div. Renesas Technology Corp. Edited by: Technical Documentation & Information Department Renesas Kodaira Semiconductor Co., Ltd. (c)2000, 2003 Renesas Technology Corp. All rights reserved. Printed in Japan.
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
http://www.renesas.com
Colophon 0.0
H8/38024, H8/38024S, H8/38024F-ZTAT Group Hardware Manual
REJ09B0042-0400O

▲Up To Search▲

Price & Availability of H838024

	To Download H838024 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .